



# Power Tree



# Power Sequence



Power Supply	PMIC Channel	Supply Limit	Power Name	Time Slot	Default Voltage	Default ON/OFF	Sleep ON/OFF	Peak Current	Sleep Current
VCC4V0_SYS	RK806-1_BUCK1	6.5A	VDD_GPU_S0	Slot:5	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK2	5A	VDD_CPU_LIT_S0	Slot:3	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK3	5A	VDD_LOG_S0	Slot:2	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK4	3A	VDD_VDENC_S0	Slot:5	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK5	2.5A	VDD_DDR_S0	Slot:2	0.85V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK6	2.5A	VDD2_DDR_S3	Slot:4	ADJ FB=0.5V	ON	ON	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK7	2.5A	VCC_2V0_PLDO_S3	Slot:1	2.0V	ON	ON	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK8	2.5A	VCC_3V3_S3	Slot:6	3.3V	ON	ON	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK9	2.5A	VDDQ_DDR_S0	Slot:6	ADJ FB=0.5V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK10	2.5A	VCC_1V8_S3	Slot:3	1.8V	ON	ON	TBD	TBD
VCC_2V0_PLDO	RK806-1_PLDO1	0.5A	VCCA_1V8_S0	Slot:3	1.8V	ON	OFF	TBD	TBD
VCC_2V0_PLDO	RK806-1_PLDO2	0.3A	VCC_1V8_S0	Slot:3	1.8V	ON	OFF	TBD	TBD
VCC_2V0_PLDO	RK806-1_PLDO3	0.3A	VDDA_1V2_S0	Slot:4	1.2V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_PLDO4	0.5A	VCCA_3V3_S0	Slot:6	3.3V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_PLDO5	0.3A	VCCIO_SD_S0	Slot:6	3.3V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_PLDO6	0.3A	VCCA1V8_PLDO6_S3	Slot:3	1.8V	ON	ON	TBD	TBD
VCC_1V1_NLDO	RK806-1_NLDO1	0.3A	VDD_OV75_S3	Slot:2	0.75V	ON	ON	TBD	TBD
VCC_1V1_NLDO	RK806-1_NLDO2	0.3A	VDDA_DDR_PLL_S0	Slot:2	0.85V	ON	OFF	TBD	TBD
VCC_1V1_NLDO	RK806-1_NLDO3	0.5A	VDDA_OV75_S0	Slot:2	0.75V	ON	OFF	TBD	TBD
VCC_1V1_NLDO	RK806-1_NLDO4	0.5A	VDDA_OV85_S0	Slot:2	0.85V	ON	OFF	TBD	TBD
VCC_1V1_NLDO	RK806-1_NLDO5	0.3A	VDD_OV75_S0	Slot:2	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	BUCK_RK860-2	6A	VDD_CPU_BIG0_S0	Slot:6A	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	BUCK_RK860-3	6A	VDD_CPU_BIG1_S0	Slot:6A	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	BUCK_RK860-2	6A	VDD_NPU_S0	Slot:6A	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	EXT_BUCK	2A	VCC_1V1_NLDO_S3	Slot:1	1.1V	ON	ON	TBD	TBD
VCC4V0_SYS	EXT_BUCK	2A	VDD2L_OV9_DDR_S3	Slot:5	0.9V	ON	ON	TBD	TBD
VCC4V0_SYS	EXT_BUCK	2.5A	VCC_3V3_SD_S0	Slot:6A	3.3V	ON	OFF	TBD	TBD
VCC_3V3_S3	EXT_BUCK	2A	VCC_1V2_CAM_S0	OFF	1.2V	OFF	OFF	TBD	TBD
VCC_3V3_S3	LDO_PT5108	0.5A	VCC_1V8_CAM_S0	OFF	1.8V	OFF	OFF	TBD	TBD
VCC_3V3_S3	LDO_PT5108	0.5A	VCC_2V8_CAM_S0	OFF	2.8V	OFF	OFF	TBD	TBD






## IO Power Domain Map

IO Domain	Pin Num	Support IO Voltage	Supply Power Pin Name	Power Source	IO Operating Voltage
PMUIO1	Pin N28	1.8V Only	PMUIO1_1V8	VCC_1V8_S3	1.8V
PMUIO2	Pin R27 Pin P28	1.8V or 3.3V	PMUIO2_1V8 PMUIO2	VCC_1V8_S3 VCC_3V3_S3	3.3V
EMMCIO	Pin V26	1.8V Only	EMMCIO_1V8	VCC_1V8_S0	1.8V
VCCIO1	Pin G20	1.8V Only	VCCIO1_1V8	VCC_1V8_S0	1.8V
VCCIO2	Pin AA7 Pin Y7	1.8V or 3.3V	VCCIO2_1V8 VCCIO2	VCC_1V8_S0 VCC_IO_SD	1.8V/3.3V
VCCIO3	Pin Y26	1.8V Only	VCCIO3_1V8	VCC_1V8_S0	1.8V
VCCIO4	Pin H20 Pin H21	1.8V or 3.3V	VCCIO4_1V8 VCCIO4	VCC_1V8_S0 VCC_1V8_S0	1.8V
VCCIO5	Pin W25 Pin W26	1.8V or 3.3V	VCCIO5_1V8 VCCIO5	VCC_1V8_S0 VCC_3V3_S0	3.3V
VCCIO6	Pin AC25 Pin AC26	1.8V or 3.3V	VCCIO6_1V8 VCCIO6	VCC_1V8_S0 VCC_3V3_S0	3.3V


# USB Controller Configure Table

Controller Name	Pin Name	Type-C Function	DPx4Lane Function		USB30 OTG+DPx2Lane Function		USB20 OTG+DPx2Lane Function		USB20 OTG+DPx4Lane Function	
			OPTION1	OPTION2	OPTION1	OPTION2	OPTION1	OPTION2	OPTION1	OPTION2
USB30 OTG0 Device or Host	TYPEC0_SBU1/DP0_AUXP	TYPEC0_SBU1	DP0_AUXP	DP0_AUXN	DP0_AUXP	DP0_AUXN	DP0_AUXP	DP0_AUXN	DP0_AUXP	DP0_AUXN
	TYPEC0_SBU2/DP0_AUXN	TYPEC0_SBU2	DP0_AUXN	DP0_AUXP	DP0_AUXN	DP0_AUXP	DP0_AUXN	DP0_AUXN	DP0_AUXP	DP0_AUXN
	TYPEC0_SSRX1/DP0_TX0	TYPEC0_SSRX1P	DP0_TX0P	DP0_TX0N	TYPEC0_SSRX1P	DP0_TX0P	DP0_TX0N	DP0_TX0P	DP0_TX0N	DP0_TX0P
	TYPEC0_SSRX2/DP0_TX2	TYPEC0_SSRX2P	DP0_TX2P	DP0_TX2N	TYPEC0_SSRX2P	DP0_TX2P	DP0_TX2N	DP0_TX2P	DP0_TX2N	DP0_TX2P
USB20 OTG0 Device or Host	TYPEC0_OTG0_DP	TYPEC0_OTG0_DP	DP0_OTG0_DP	DP0_OTG0_DP	TYPEC0_OTG0_DP	DP0_OTG0_DP	DP0_OTG0_DP	DP0_OTG0_DP	TYPEC0_OTG0_DP	DP0_OTG0_DP
	TYPEC0_OTG0_DM	TYPEC0_OTG0_DM	DP0_OTG0_DM	DP0_OTG0_DM	TYPEC0_OTG0_DM	DP0_OTG0_DM	DP0_OTG0_DM	DP0_OTG0_DM	TYPEC0_OTG0_DM	DP0_OTG0_DM
	TYPEC0_OTG0_DP	TYPEC0_OTG0_DP	DP0_OTG0_DP	DP0_OTG0_DP	TYPEC0_OTG0_DP	DP0_OTG0_DP	DP0_OTG0_DP	DP0_OTG0_DP	TYPEC0_OTG0_DP	DP0_OTG0_DP
	TYPEC0_OTG0_DM	TYPEC0_OTG0_DM	DP0_OTG0_DM	DP0_OTG0_DM	TYPEC0_OTG0_DM	DP0_OTG0_DM	DP0_OTG0_DM	DP0_OTG0_DM	TYPEC0_OTG0_DM	DP0_OTG0_DM
USB30 OTG1 Device or Host	TYPEC1_SBU1/DP1_AUXP	TYPEC1_SBU1	DP1_AUXP	DP1_AUXN	TYPEC1_SBU1P	DP1_AUXP	DP1_AUXN	DP1_AUXP	DP1_AUXN	DP1_AUXP
	TYPEC1_SBU2/DP1_AUXN	TYPEC1_SBU2	DP1_AUXN	DP1_AUXP	TYPEC1_SBU2P	DP1_AUXN	DP1_AUXP	DP1_AUXN	DP1_AUXP	DP1_AUXN
	TYPEC1_SSRX1/DP1_TX0	TYPEC1_SSRX1P	DP1_TX0P	DP1_TX0N	TYPEC1_SSRX1P	DP1_TX0P	DP1_TX0N	DP1_TX0P	DP1_TX0N	DP1_TX0P
	TYPEC1_SSRX2/DP1_TX2	TYPEC1_SSRX2P	DP1_TX2P	DP1_TX2N	TYPEC1_SSRX2P	DP1_TX2P	DP1_TX2N	DP1_TX2P	DP1_TX2N	DP1_TX2P
USB20 OTG1 Device or Host	TYPEC1_OTG1_DP	TYPEC1_OTG1_DP	DP1_OTG1_DP	DP1_OTG1_DP	TYPEC1_OTG1_DP	DP1_OTG1_DP	DP1_OTG1_DP	DP1_OTG1_DP	TYPEC1_OTG1_DP	DP1_OTG1_DP
	TYPEC1_OTG1_DM	TYPEC1_OTG1_DM	DP1_OTG1_DM	DP1_OTG1_DM	TYPEC1_OTG1_DM	DP1_OTG1_DM	DP1_OTG1_DM	DP1_OTG1_DM	TYPEC1_OTG1_DM	DP1_OTG1_DM
	TYPEC1_OTG1_DP	TYPEC1_OTG1_DP	DP1_OTG1_DP	DP1_OTG1_DP	TYPEC1_OTG1_DP	DP1_OTG1_DP	DP1_OTG1_DP	DP1_OTG1_DP	TYPEC1_OTG1_DP	DP1_OTG1_DP
	TYPEC1_OTG1_DM	TYPEC1_OTG1_DM	DP1_OTG1_DM	DP1_OTG1_DM	TYPEC1_OTG1_DM	DP1_OTG1_DM	DP1_OTG1_DM	DP1_OTG1_DM	TYPEC1_OTG1_DM	DP1_OTG1_DM
USB30 HOST2	PCIE20_2_TXP/SATA30_2_TXP/USB30_2_SSRXP		OPTION1 USB30 HOST	OPTION2 USB30 HOST	OPTION3 USB30 HOST					
	PCIE20_2_TXN/SATA30_2_TXN/USB30_2_SSRXN		USB30_2_SSRXP	USB30_2_SSRXP	USB30_2_SSRXP					
	PCIE20_2_RXP/SATA30_2_RXP/USB30_2_SSRXP		USB30_2_SSRXP	USB30_2_SSRXP	USB30_2_SSRXP					
	PCIE20_2_RXN/SATA30_2_RXN/USB30_2_SSRXN		USB30_2_SSRXP	USB30_2_SSRXP	USB30_2_SSRXP					
USB20 HOST0	USB20_HOST0_DP		USB20_HOST0_DP							
	USB20_HOST0_DM		USB20_HOST0_DM							
USB20 HOST1	USB20_HOST1_DP			USB20_HOST1_DP						
	USB20_HOST1_DM			USB20_HOST1_DM						

Note:  
 0: Lane swap enable  
 0: lane0/1/2/3 TxData mapping to Lane0/1/2/3 TXDP/N  
 1: lane0/1/2/3 TxData mapping to Lane2/3/0/1-TXDP/N



## PCIe/SATA Connector Diagram



## PCIe Controller Configure Table

Controller Name	Data & Clk Lane Configure			Control GPIO
	OPTION	CLK LANE	DATA LANE	
PCIe30X4 RC & EP	OPTION1	PCIe30_PORT0_REF_CLKP PCIe30_PORT0_REF_CLKN	PCIe30_PORT0_TX0 PCIe30_PORT0_RX0	PCIe30X4_CLKREQ_M* PCIe30X4_WAKEN_M* PCIe30X4_PERSTN_M* PCIe30X4_BUTTON_RSTN
	OPTION2	PCIe30_PORT0_REF_CLKP PCIe30_PORT0_REF_CLKN	PCIe30_PORT0_TX0 PCIe30_PORT0_RX0 PCIe30_PORT0_TX1 PCIe30_PORT0_RX1	
	OPTION3	PCIe30_PORT0_REF_CLKP PCIe30_PORT0_REF_CLKN PCIe30_PORT1_REF_CLKP PCIe30_PORT1_REF_CLKN	PCIe30_PORT0_TX0 PCIe30_PORT0_RX0 PCIe30_PORT1_TX0 PCIe30_PORT1_RX0 PCIe30_PORT1_TX1 PCIe30_PORT1_RX1	
PCIe30X2 RC	OPTION1	PCIe30_PORT1_REF_CLKP PCIe30_PORT1_REF_CLKN	PCIe30_PORT1_TX0 PCIe30_PORT1_RX0	PCIe30X2_CLKREQ_M* PCIe30X2_WAKEN_M* PCIe30X2_PERSTN_M* PCIe30X2_BUTTON_RSTN
	OPTION2	PCIe30_PORT1_REF_CLKP PCIe30_PORT1_REF_CLKN	PCIe30_PORT1_TX0 PCIe30_PORT1_RX0 PCIe30_PORT1_TX1 PCIe30_PORT1_RX1	
PCIe30X1_0 RC	OPTION1	PCIe30_PORT0_REF_CLKP PCIe30_PORT0_REF_CLKN	PCIe30_PORT0_TX1 PCIe30_PORT0_RX1	PCIe30X1_0_CLKREQ_M* PCIe30X1_0_WAKEN_M* PCIe30X1_0_PERSTN_M* PCIe30X1_0_BUTTON_RSTN
OPTION2	PCIe30_PORT1_REF_CLKP PCIe30_PORT1_REF_CLKN	PCIe30_PORT1_TX1 PCIe30_PORT1_RX1		
PCIe30X1_1 RC	OPTION1	PCIe30_PORT1_REF_CLKP PCIe30_PORT1_REF_CLKN	PCIe30_PORT1_TX1 PCIe30_PORT1_RX1	PCIe30X1_1_CLKREQ_M* PCIe30X1_1_WAKEN_M* PCIe30X1_1_PERSTN_M* PCIe30X1_1_BUTTON_RSTN
	OPTION2	PCIe20_2_REFCLKP PCIe20_2_REFCLKN	PCIe20_2_TXN PCIe20_2_RXN	
PCIe20X1_2 RC	OPTION1	PCIe20_0_REFCLKP PCIe20_0_REFCLKN	PCIe20_0_TXP PCIe20_0_RXN	PCIe20X1_2_CLKREQ_M* PCIe20X1_2_WAKEN_M* PCIe20X1_2_PERSTN_M* PCIe20X1_2_BUTTON_RSTN
OPTION2	PCIe20_2_REFCLKP PCIe20_2_REFCLKN	PCIe20_2_TXN PCIe20_2_RXN		


**Note:** PCIe30\_PORT\*\_REF\_CLKP/N is input gpio  
**Note:** M\*=Mean to M0 or M1, It's the same source, Just multiplex to M0 or M1. So, Only use one at the same time.


## PCIe/SATA Function Combination

Function Combination				
Function Item	PCIEX4	PCIEX2	PCIEX1	SATA
Option1	1(DM)	0	3(RC)	0
Option2	1(DM)	0	2(RC)	1
Option3	1(DM)	0	1(RC)	2
Option4	1(DM)	0	0	3
Option5	0	1(DM)+1(RC)	3(RC)	0
Option6	0	1(DM)+1(RC)	2(RC)	1
Option7	0	1(DM)+1(RC)	1(RC)	2
Option8	0	1(DM)+1(RC)	0	3
Option9	0	1(DM)	4(RC)	1
Option10	0	1(DM)	3(RC)	2
Option11	0	1(DM)	2(RC)	3
Option12	0	0	1(DM)+4(RC)	2
Option13	0	0	1(DM)+3(RC)	3

## PCIe3.0 REFCLK

## PCIe2.0 REFCLK







# RK3588\_E (OSC/PLL/PMUIO1/2)



**Note:**  
Adjusted the load capacitance according to the crystal specification

The CL is the load capacitance of the crystal that is recommended by the crystal vendors to obtain target clock frequency.



$$CL = \left( \frac{CL1 * CL2}{CL1 + CL2} \right) + PCB \text{ strays}$$





Total CL <= 12pF

**Note:**  
The Caps between green line and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package



# RK3588\_F (PMUIO2)






**FRIENDLY ELEC**  
<https://www.friendlyelec.com/>  
<https://wiki.friendlyelec.com/>

**NanoPC-T6 LTS** Rev 2310

Size	Page Name
A3	07.RK3588 DDR Controller
Date: Friday, December 29, 2023	Sheet: 7 / 35

# RK3588\_C (EMMCIO Domain)


U1000C



RK3588

# RK3588\_D (VCCIO2 Domain)

U1000D



RK3588




<https://www.friendlyelec.com/>  
<https://wiki.friendlyelec.com/>

<b>NanoPC-T6 LTS</b>		Rev 2310
Size A4	Page Name 08.RK3588_Flash/SD Controller	
Date: Friday, December 29, 2023	Sheet: 8 / 35	




# RK3588\_M (TYPEC/DP)



## USB30/DP1.4 Alt Mode Configuration

Option1	DP x4Lane	DP_TX Lane0-3
Option2	USB30 x4Lane	DP_TX Lane0-3
Option3	USB30x2Lane+DPx2Lane	USB30: Lane0 Lane1 DP: Lane2 Lane3
Option4	USB30x2Lane+DPx2Lane	USB30: Lane2 Lane3 DP: Lane0 Lane1

# RK3588\_L (USB2.0 HOST/OTG)




**Note:**  
**TYPEC0\_USB20\_OTG:**  
DP/DM: Must used for download  
ID: According to demand, if not used, Leave floating  
VBUSDET: Must provide  
REXT: 200ohm 1% resistor must be connected externally  
Power: Must supply power

**TYPEC1\_USB20\_OTG:**      **USB20\_HOST0/USB20\_HOST1:**  
If not used:                      If not used:  
DP/DM: Leave floating          DP/DM: Leave floating  
ID: Leave floating                ID: Leave floating  
VBUSDET: Leave floating        REXT: Leave floating  
REXT: Leave floating


**Note:**  
The USB20 VBUSDET pin internal has a pull-down resistance(40K ohm) to ground, The resistance creates a voltage with the external series 30K ohm resistor. The VBUSDET pin voltage range <=3.3V.

# RK3588\_G (VCCIO1 Domain)

U1000G




RK3588



# RK3588\_H (VCCIO3 Domain)


U1000H



RK3588

# RK3588\_U (SARADC/OTP)

U1000U




RK3588


## BOOT MODE CONFIG

TABLE 1



Item	Rup	Rdown	ADC	VOL	BOOT MODE
LEVEL1	DNP	100K	0	0V	USB (Maskrom mode)
LEVEL2	100K	20K	682	0.3V	SD Card-USB
LEVEL3	100K	51K	1365	0.6V	EMMC-USB
LEVEL4	100K	100K	2047	0.9V	FSPI M0-USB
LEVEL5	100K	200K	2730	1.2V	FSPI M1-USB
LEVEL6	100K	499K	3412	1.5V	FSPI M2-USB
LEVEL7	100K	DNP	4095	1.8V	FSPI M2-FSPI M1-FSPI M0-EMMC-SD Card-USB



## BOARD ID CONFIG




# RK3588\_Q/R(MIPI\_D/C\_PHY0/1)



**TX and RX port must work in the same mode, DPHY or CPHY**

# RK3588\_P(MIPI\_DPHY\_CSI\_RX\_PHY)



## MIPI\_CSI\_RX Configuration

Option1	Sensor1 x4Lane	MIPI_CSI_RX_D0-3 MIPI_CSI_RX_CLK0
Option2	Sensor1 x2Lane + Sensor2 x2Lane	MIPI_CSI_RX_D0-1 MIPI_CSI_RX_CLK0 MIPI_CSI_RX_D2-3 MIPI_CSI_RX_CLK1

**Note:**  
 When in single clock lane mode, CLK0P/ON is the clock lane from Data lane0 to Data lane3, but clock lane1 is invalid; In dual clock lanes mode, CLK0P/ON is the clock lane of Data lane0 and Data lane1, while CLK1P/IN is the clock lane of Data lane2 and Data lane3.


**Note:**  
 The Caps to the left of green line should be placed under the U1000 package. Other caps should be placed close to the U1000 package.

**Note:**  
 If not used:  
 Signal:leave floating  
 Power: Floating


# RK3588\_S (HDMI2.1 TX)

# RK3588\_T (HDMI20 RX)

**Note:**  
 The HDMI2.1 trace length is less than 100mm.  
 The HDMI2.1 differential trace impedance is 100 OHM.




**HDMI2.1\_TX**  
 100 Ohm +-10%



**Note:**  
 The Caps to the left of green line should be placed under the U1000 package. Other caps should be placed close to the U1000 package.

**Note:**  
 If not used:  
 Signal: leave floating  
 Power: Floating or tie to VSS




**HDMI20\_RX**  
 100 Ohm +-10%

**Note:**  
 If not used:  
 Signal: leave floating  
 Power: Floating

# RK3588\_N (PCIE20)


**Note:**  
 If not used:  
 Signal: leave floating  
 Power: Floating



**Note:**  
 The SATA differential trace impedance is 100 OHM  
 The SATA trace length is less than 5 inch

# RK3588\_O (PCIE30)

**Note:**  
 Only PCIe3.0 Controller 0  
 support RC and EP, Other  
 controller only support RC  
 Mode.



**Note:**  
 If Port0 and Port1 are not used,  
 Port0 and Port1 REF\_CLKP/N: Leave floating or tie to VSS  
 Port0 and Port1 Other Signal: Leave floating  
 Port0 and Port1 Power: Leave floating or tie to VSS


If Port0 is used, Port1 is not used,  
 Port1 REF\_CLKP/N: Leave floating or tie to VSS  
 Port1 Other Signal: Leave floating  
 Port1 Power: Must supply power

If Port1 is used, Port0 is not used,  
 Port0 REF\_CLKP/N: Leave floating or tie to VSS  
 Port0 Other Signal: Leave floating  
 Port0 Power: Must supply power

# RK3588\_J (VCCIO5 Domain)

U1000J


VCCIO5 Domain  
Operating Voltage=1.8V/3.3V



# RK3588\_K (VCCIO6 Domain)

U1000K


VCCIO6 Domain  
Operating Voltage=1.8V/3.3V



# RK3588\_I (VCCIO4 Domain)

U1000I

VCCIO4 Domain  
Operating Voltage=1.8V/3.3V







# PMIC RK806-1 BUCK

- PMIC\_SPI\_CS [6]
- PMIC\_SPI\_MOSI [6]
- PMIC\_SPI\_CLK [6]
- PMIC\_PWR\_CTRL1 [6]
- PMIC\_PWR\_CTRL2 [6]
- PMIC\_PWR\_CTRL3 [6]
- PMIC\_INT\_L [6]
- RESET\_L [6,34]
- PWRON\_L [34]

Default:0.85V  
 Low frequency:  
 0.85V-->0.75V

LPDDR4/4x=1.1V	120K
LPDDR5=1.05V	110K

LPDDR4/4x=0.6V	20K	100K
LPDDR5=0.5V	0R	DNP




**IF TVS UNMOUNTED, ESD OR SURGE SHOULD BE DAMAGE THE PMIC!!!**


This device must be mounted. Replacing TVS mode is not recommended, if must, please choose the same specifications  
 Operating Supply Voltage > 5.5V(5.25-6V)  
 Peak Pulse Current >1A (tPulse/20us)  
 Surge Clamping Voltage <6.5V

**DO NOT DELETE IT!**


# PMIC RK806-1 Management




# PMIC RK806-1 LDO




## VDD\_CPU\_BIG0




## VDD\_CPU\_BIG1



## VDD\_NPU




## VCC\_1V1\_NLDO\_S3






# RTC




Address: Read A3H, Write A2H  
7bit address: 0x51

# microSD



# GPIO



JART0	3.3V	GPIO	JART9	/	NC
JART1	/	NC			
JART2	3.3V	Debug Console			
JART3	3.3V	GPIO			
JART4	3.3V	GPIO			
JART5	/	NC			
JART6	3.3V	GPIO			
JART7	3.3V	GPIO			
JART8	3.3V	GPIO			

SPI0	3.3V	GPIO
SPI1	/	NC
SPI2	/	NC
SPI3	/	NC
SPI4	3.3V	GPIO

I2S0	1.8V	ALC5616 Codec
I2S1	/	NC
I2S2	3.3V	GPIO
I2S3	3.3V	GPIO

CAN0	/	NC
CAN1	3.3V	GPIO
CAN2	/	NC



SPDIF0	/	NC
SPDIF1	/	NC

SDIO	/	NC
------	---	----


I2C0	3.3V	RK860-3 (CPU0), RK860-2 (CPU1)
I2C1	/	NC
I2C2	3.3V	RK860-2 (NPU)
I2C3	1.8V	MIPI CSI 1
I2C4	3.3V	MIPI DSI 2 Touch
I2C5	3.3V	MIPI DSI 1 Touch
I2C6	3.3V	24AA025E48T-I/OT, HYM8563TS, FUSB302MFX
I2C7	1.8V	Codec, MIPI CSI 2
I2C8	3.3V	GPIO

PWM0	/	NC	PWM9	3.3V	GPIO
PWM1	1.8V	FAN	PWM10	3.3V	GPIO
PWM2	3.3V	LCD BL PWM	PWM11	3.3V	LCD2 BL PWM
PWM3	3.3V	IR	PWM12	3.3V	GPIO
PWM4	3.3V	GPIO	PWM13	3.3V	GPIO
PWM5	3.3V	GPIO	PWM14	3.3V	GPIO
PWM6	/	NC	PWM15	3.3V	GPIO
PWM7	/	NC			
PWM8	/	NC			

# Debug UART




# Power IN







# USB3.0 Type-C




# 2.5G Ethernet A




# 2.5G Ethernet B




# eMMC




# SPI Nor Flash



# HDMI RX




# HDMI TX0






# HDMI TX1









# MIPI-CSI




# MIPI-DSI



# M.2 Key E





# Audio









# USB 3.0




# LEDs




# IR Receiver



# 5V FAN



# Buttons



# Holes

