



Power Tree



Power Sequence




Power Supply	PMIC Channel	Supply Limit	Power Name	Time Slot	Default Voltage	Default ON/OFF	Sleep ON/OFF	Peak Current	Sleep Current
VCC4V0_SYS	RK806-1_BUCK1	6.5A	VDD_GPU_S0	Slot:5	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK2	5A	VDD_CPU_LIT_S0	Slot:3	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK3	5A	VDD_LOG_S0	Slot:2	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK4	3A	VDD_VDENC_S0	Slot:5	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK5	2.5A	VDD_DDR_S0	Slot:2	0.85V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK6	2.5A	VDD2_DDR_S3	Slot:4	ADJ FB=0.5V	ON	ON	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK7	2.5A	VCC_2V0_PLDO_S3	Slot:1	2.0V	ON	ON	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK8	2.5A	VCC_3V3_S3	Slot:6	3.3V	ON	ON	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK9	2.5A	VDDQ_DDR_S0	Slot:6	ADJ FB=0.5V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK10	2.5A	VCC_1V8_S3	Slot:3	1.8V	ON	ON	TBD	TBD
VCC_2V0_PLDO	RK806-1_PLDO1	0.5A	VCCA_1V8_S0	Slot:3	1.8V	ON	OFF	TBD	TBD
VCC_2V0_PLDO	RK806-1_PLDO2	0.3A	VCC_1V8_S0	Slot:3	1.8V	ON	OFF	TBD	TBD
VCC_2V0_PLDO	RK806-1_PLDO3	0.3A	VDDA_1V2_S0	Slot:4	1.2V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_PLDO4	0.5A	VCCA_3V3_S0	Slot:6	3.3V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_PLDO5	0.3A	VCCIO_SD_S0	Slot:6	3.3V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_PLDO6	0.3A	VCCA1V8_PLDO6_S3	Slot:3	1.8V	ON	ON	TBD	TBD
VCC_1V1_NLDO	RK806-1_NLDO1	0.3A	VDD_0V75_S3	Slot:2	0.75V	ON	ON	TBD	TBD
VCC_1V1_NLDO	RK806-1_NLDO2	0.3A	VDDA_DDR_PLL_S0	Slot:2	0.85V	ON	OFF	TBD	TBD
VCC_1V1_NLDO	RK806-1_NLDO3	0.5A	VDDA_0V75_S0	Slot:2	0.75V	ON	OFF	TBD	TBD
VCC_1V1_NLDO	RK806-1_NLDO4	0.5A	VDDA_0V85_S0	Slot:2	0.85V	ON	OFF	TBD	TBD
VCC_1V1_NLDO	RK806-1_NLDO5	0.3A	VDD_0V75_S0	Slot:2	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	BUCK_RK860-2	6A	VDD_CPU_BIG0_S0	Slot:6A	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	BUCK_RK860-3	6A	VDD_CPU_BIG1_S0	Slot:6A	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	BUCK_RK860-2	6A	VDD_NPU_S0	Slot:6A	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	EXT_BUCK	2A	VCC_1V1_NLDO_S3	Slot:1	1.1V	ON	ON	TBD	TBD
VCC4V0_SYS	EXT_BUCK	2A	VDD2L_0V9_DDR_S3	Slot:5	0.9V	ON	ON	TBD	TBD
VCC4V0_SYS	EXT_BUCK	2.5A	VCC_3V3_SD_S0	Slot:6A	3.3V	ON	OFF	TBD	TBD
VCC_3V3_S3	EXT_BUCK	2A	VCC_1V2_CAM_S0	OFF	1.2V	OFF	OFF	TBD	TBD
VCC_3V3_S3	LDO_PT5108	0.5A	VCC_1V8_CAM_S0	OFF	1.8V	OFF	OFF	TBD	TBD
VCC_3V3_S3	LDO_PT5108	0.5A	VCC_2V8_CAM_S0	OFF	2.8V	OFF	OFF	TBD	TBD

IO Power Domain Map

IO Domain	Pin Num	Support IO Voltage	Supply Power Pin Name	Power Source	IO Operating Voltage
PMUIO1	Pin N28	1.8V Only	PMUIO1_1V8	VCC_1V8_S3	1.8V
PMUIO2	Pin R27 Pin P28	1.8V or 3.3V	PMUIO2_1V8 PMUIO2	VCC_1V8_S3 VCC_3V3_S3	3.3V
EMMCIO	Pin V26	1.8V Only	EMMCIO_1V8	VCC_1V8_S0	1.8V
VCCIO1	Pin G20	1.8V Only	VCCIO1_1V8	VCC_1V8_S0	1.8V
VCCIO2	Pin AA7 Pin Y7	1.8V or 3.3V	VCCIO2_1V8 VCCIO2	VCC_1V8_S0 VCC_IO_SD	1.8V/3.3V
VCCIO3	Pin Y26	1.8V Only	VCCIO3_1V8	VCC_1V8_S0	1.8V
VCCIO4	Pin H20 Pin H21	1.8V or 3.3V	VCCIO4_1V8 VCCIO4	VCC_1V8_S0 VCC_1V8_S0	1.8V
VCCIO5	Pin W25 Pin W26	1.8V or 3.3V	VCCIO5_1V8 VCCIO5	VCC_1V8_S0 VCC_3V3_S0	3.3V
VCCIO6	Pin AC25 Pin AC26	1.8V or 3.3V	VCCIO6_1V8 VCCIO6	VCC_1V8_S0 VCC_3V3_S0	3.3V

PCIe/SATA Connector Diagram



PCIe Controller Configure Table

Controller Name	Data & Clk Lane Configure			Control GPIO
	OPTION	CLK LANE	DATA LANE	
PCIe30X4 RC & EP	OPTION1	PCIE30_PORT0_REF_CLKP PCIE30_PORT0_REF_CLKN	PCIE30_PORT0_TX0 PCIE30_PORT0_RX0	PCIE30X4_CLKREQ_M* PCIE30X4_WAKEN_M* PCIE30X4_PERSTN_M* PCIE30X4_BUTTON_RSTN
	OPTION2	PCIE30_PORT0_REF_CLKP PCIE30_PORT0_REF_CLKN	PCIE30_PORT0_TX0 PCIE30_PORT0_RX0 PCIE30_PORT0_TX1 PCIE30_PORT0_RX1	
	OPTION3	PCIE30_PORT0_REF_CLKP PCIE30_PORT0_REF_CLKN PCIE30_PORT1_REF_CLKP PCIE30_PORT1_REF_CLKN	PCIE30_PORT0_TX0 PCIE30_PORT0_RX0 PCIE30_PORT1_TX0 PCIE30_PORT1_RX0 PCIE30_PORT1_TX1 PCIE30_PORT1_RX1	
PCIe30X2 RC	OPTION1	PCIE30_PORT1_REF_CLKP PCIE30_PORT1_REF_CLKN	PCIE30_PORT1_TX0 PCIE30_PORT1_RX0	PCIE30X2_CLKREQ_M* PCIE30X2_WAKEN_M* PCIE30X2_PERSTN_M* PCIE30X2_BUTTON_RSTN
	OPTION2	PCIE30_PORT1_REF_CLKP PCIE30_PORT1_REF_CLKN	PCIE30_PORT1_TX0 PCIE30_PORT1_RX0 PCIE30_PORT1_TX1 PCIE30_PORT1_RX1	
PCIe30X1_0 RC	OPTION1	PCIE30_PORT0_REF_CLKP PCIE30_PORT0_REF_CLKN	PCIE30_PORT0_TX0 PCIE30_PORT0_RX0	PCIE30X1_0_CLKREQ_M* PCIE30X1_0_WAKEN_M* PCIE30X1_0_PERSTN_M* PCIE30X1_0_BUTTON_RSTN
OPTION2	PCIE30_PORT1_REF_CLKP PCIE30_PORT1_REF_CLKN	PCIE30_PORT1_TX0 PCIE30_PORT1_RX0 PCIE30_PORT1_TX1 PCIE30_PORT1_RX1		
PCIe30X1_1 RC	OPTION1	PCIE30_PORT1_REF_CLKP PCIE30_PORT1_REF_CLKN	PCIE30_PORT1_TX0 PCIE30_PORT1_RX0	PCIE30X1_1_CLKREQ_M* PCIE30X1_1_WAKEN_M* PCIE30X1_1_PERSTN_M* PCIE30X1_1_BUTTON_RSTN
	OPTION2	PCIE30_PORT1_REF_CLKP PCIE30_PORT1_REF_CLKN	PCIE30_PORT1_TX0 PCIE30_PORT1_RX0 PCIE30_PORT1_TX1 PCIE30_PORT1_RX1	
PCIe20X1_2 RC	OPTION1	PCIE20_0_REFCLKP PCIE20_0_REFCLKN	PCIE20_0_TXP PCIE20_0_RXN	PCIE20X1_2_CLKREQ_M* PCIE20X1_2_WAKEN_M* PCIE20X1_2_PERSTN_M* PCIE20X1_2_BUTTON_RSTN
OPTION2	PCIE20_2_REFCLKP PCIE20_2_REFCLKN	PCIE20_2_TXP PCIE20_2_RXN		

Note: PCIE30_PORT*_REF_CLKP/N is input gpio
PCIE20_*_REFCLKP/N is output or input gpio


Note: M*=Mean to M0 or M1, It's the same source, Just multiplex to M0 or M1. So, Only use one at the same time.

PCIe/SATA Function Combination


Function Combination				
Function Item	PCIEX4	PCIEX2	PCIEX1	SATA
Option1	1(DM)	0	3(RC)	0
Option2	1(DM)	0	2(RC)	1
Option3	1(DM)	0	1(RC)	2
Option4	1(DM)	0	0	3
Option5	0	1(DM)+1(RC)	3(RC)	0
Option6	0	1(DM)+1(RC)	2(RC)	1
Option7	0	1(DM)+1(RC)	1(RC)	2
Option8	0	1(DM)+1(RC)	0	3
Option9	0	1(DM)	4(RC)	1
Option10	0	1(DM)	3(RC)	2
Option11	0	1(DM)	2(RC)	3
Option12	0	0	1(DM)+4(RC)	2
Option13	0	0	1(DM)+3(RC)	3

PCIe3.0 REFCLK

PCIe2.0 REFCLK



RK3588_V (POWER)



Note:
The Caps between green line and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package

U1000Z		
H28	AVSS_1	AVSS_52
H31	AVSS_2	AVSS_53
H27	AVSS_3	AVSS_54
H28	AVSS_4	AVSS_55
H29	AVSS_5	AVSS_56
H32	AVSS_6	AVSS_57
K26	AVSS_7	AVSS_58
K31	AVSS_8	AVSS_59
K32	AVSS_9	AVSS_60
L26	AVSS_10	AVSS_61
L31	AVSS_11	AVSS_62
M26	AVSS_12	AVSS_63
M32	AVSS_13	AVSS_64
N32	AVSS_14	AVSS_65
O48	AVSS_15	AVSS_66
AA10	AVSS_16	AVSS_67
AB6	AVSS_17	AVSS_68
AB7	AVSS_18	AVSS_69
AB8	AVSS_19	AVSS_70
AB10	AVSS_20	AVSS_71
AC5	AVSS_21	AVSS_72
AC10	AVSS_22	AVSS_73
AD5	AVSS_23	AVSS_74
AD6	AVSS_24	AVSS_75
AD10	AVSS_25	AVSS_76
AE6	AVSS_26	AVSS_77
AE7	AVSS_27	AVSS_78
AE9	AVSS_28	AVSS_79
AF4	AVSS_29	AVSS_80
AF7	AVSS_30	AVSS_81
AF9	AVSS_31	AVSS_82
AF11	AVSS_32	AVSS_83
AF12	AVSS_33	AVSS_84
AF13	AVSS_34	AVSS_85
AF14	AVSS_35	AVSS_86
AF15	AVSS_36	AVSS_87
AF16	AVSS_37	AVSS_88
AF21	AVSS_38	AVSS_89
AG3	AVSS_39	AVSS_90
AG6	AVSS_40	AVSS_91
AG7	AVSS_41	AVSS_92
AG10	AVSS_42	AVSS_93
AG12	AVSS_43	AVSS_94
AG15	AVSS_44	AVSS_95
AG18	AVSS_45	AVSS_96
AG21	AVSS_46	AVSS_97
AG22	AVSS_47	AVSS_98
AH4	AVSS_48	AVSS_99
AH6	AVSS_49	AVSS_100
AH11	AVSS_50	AVSS_101

U1000X		
L3	VSS_107	VSS_108
L8	VSS_109	VSS_110
L19	VSS_111	VSS_112
L20	VSS_113	VSS_114
L21	VSS_115	VSS_116
L22	VSS_117	VSS_118
L23	VSS_119	VSS_120
L25	VSS_121	VSS_122
L26	VSS_123	VSS_124
L27	VSS_125	VSS_126
L28	VSS_127	VSS_128
L29	VSS_129	VSS_130
L30	VSS_131	VSS_132
L31	VSS_133	VSS_134
L32	VSS_135	VSS_136
L33	VSS_137	VSS_138
L34	VSS_139	VSS_140
L35	VSS_141	VSS_142
L36	VSS_143	VSS_144
L37	VSS_145	VSS_146
L38	VSS_147	VSS_148
L39	VSS_149	VSS_150
L40	VSS_151	VSS_152
L41	VSS_153	VSS_154
L42	VSS_155	VSS_156
L43	VSS_157	VSS_158
L44	VSS_159	VSS_160
L45	VSS_161	VSS_162
L46	VSS_163	VSS_164
L47	VSS_165	VSS_166
L48	VSS_167	VSS_168
L49	VSS_169	VSS_170
L50	VSS_171	VSS_172
L51	VSS_173	VSS_174
L52	VSS_175	VSS_176
L53	VSS_177	VSS_178
L54	VSS_179	VSS_180
L55	VSS_181	VSS_182
L56	VSS_183	VSS_184
L57	VSS_185	VSS_186
L58	VSS_187	VSS_188
L59	VSS_189	VSS_190
L60	VSS_191	VSS_192
L61	VSS_193	VSS_194
L62	VSS_195	VSS_196
L63	VSS_197	VSS_198
L64	VSS_199	VSS_200
L65	VSS_201	VSS_202
L66	VSS_203	VSS_204
L67	VSS_205	VSS_206
L68	VSS_207	VSS_208
L69	VSS_209	VSS_210
L70	VSS_211	VSS_212

U1000W		
A1	VSS_1	VSS_54
A14	VSS_2	VSS_55
A15	VSS_3	VSS_56
B6	VSS_4	VSS_57
B19	VSS_5	VSS_58
B24	VSS_6	VSS_59
B27	VSS_7	VSS_60
B28	VSS_8	VSS_61
B33	VSS_9	VSS_62
C3	VSS_10	VSS_63
C4	VSS_11	VSS_64
C5	VSS_12	VSS_65
C6	VSS_13	VSS_66
C7	VSS_14	VSS_67
C8	VSS_15	VSS_68
C9	VSS_16	VSS_69
C10	VSS_17	VSS_70
C11	VSS_18	VSS_71
C12	VSS_19	VSS_72
C13	VSS_20	VSS_73
C14	VSS_21	VSS_74
C15	VSS_22	VSS_75
C16	VSS_23	VSS_76
C17	VSS_24	VSS_77
C18	VSS_25	VSS_78
C19	VSS_26	VSS_79
C20	VSS_27	VSS_80
C21	VSS_28	VSS_81
C22	VSS_29	VSS_82
C23	VSS_30	VSS_83
C24	VSS_31	VSS_84
C25	VSS_32	VSS_85
C26	VSS_33	VSS_86
C27	VSS_34	VSS_87
C28	VSS_35	VSS_88
C29	VSS_36	VSS_89
C30	VSS_37	VSS_90
C31	VSS_38	VSS_91
C32	VSS_39	VSS_92
C33	VSS_40	VSS_93
C34	VSS_41	VSS_94
C35	VSS_42	VSS_95
C36	VSS_43	VSS_96
C37	VSS_44	VSS_97
C38	VSS_45	VSS_98
C39	VSS_46	VSS_99
C40	VSS_47	VSS_100
C41	VSS_48	VSS_101
C42	VSS_49	VSS_102
C43	VSS_50	VSS_103
C44	VSS_51	VSS_104
C45	VSS_52	VSS_105
C46	VSS_53	VSS_106

U1000Y		
W3	VSS_213	VSS_266
W7	VSS_214	VSS_267
W8	VSS_215	VSS_268
W9	VSS_216	VSS_269
W10	VSS_217	VSS_270
W11	VSS_218	VSS_271
W12	VSS_219	VSS_272
W13	VSS_220	VSS_273
W14	VSS_221	VSS_274
W15	VSS_222	VSS_275
W16	VSS_223	VSS_276
W17	VSS_224	VSS_277
W18	VSS_225	VSS_278
W19	VSS_226	VSS_279
W20	VSS_227	VSS_280
W21	VSS_228	VSS_281
W22	VSS_229	VSS_282
W23	VSS_230	VSS_283
W24	VSS_231	VSS_284
W25	VSS_232	VSS_285
W26	VSS_233	VSS_286
W27	VSS_234	VSS_287
W28	VSS_235	VSS_288
W29	VSS_236	VSS_289
W30	VSS_237	VSS_290
W31	VSS_238	VSS_291
W32	VSS_239	VSS_292
W33	VSS_240	VSS_293
W34	VSS_241	VSS_294
W35	VSS_242	VSS_295
W36	VSS_243	VSS_296
W37	VSS_244	VSS_297
W38	VSS_245	VSS_298
W39	VSS_246	VSS_299
W40	VSS_247	VSS_300
W41	VSS_248	VSS_301
W42	VSS_249	VSS_302
W43	VSS_250	VSS_303
W44	VSS_251	VSS_304
W45	VSS_252	VSS_305
W46	VSS_253	VSS_306
W47	VSS_254	VSS_307
W48	VSS_255	VSS_308
W49	VSS_256	VSS_309
W50	VSS_257	VSS_310
W51	VSS_258	VSS_311
W52	VSS_259	VSS_312
W53	VSS_260	VSS_313
W54	VSS_261	VSS_314
W55	VSS_262	VSS_315
W56	VSS_263	VSS_316
W57	VSS_264	VSS_317
W58	VSS_265	VSS_318

RK3588

RK3588

RK3588

RK3588

RK3588_E (OSC/PLL/PMUIO1/2)




Note:
Adjusted the load capacitance according to the crystal specification

The CL is the load capacitance of the crystal that is recommended by the crystal vendors to obtain target clock frequency.



$$CL = (CL1 * CL2 / (CL1 + CL2)) + PCB \text{ strays}$$





Total CL <= 12pF

Note:
The Caps between green line and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package



RK3588_F (PMUIO2)





FRIENDLY ELEC

<https://www.friendlyelec.com/>
<https://wiki.friendlyelec.com/>

NanoPC-T6 Rev 2301

Size: A3 Page Name: 07.RK3588 DDR Controller

Date: Wednesday, April 12, 2023 Sheet: 7 / 34


RK3588_C (EMMCIO Domain)

U1000C


EMMCIO Domain

Operating Voltage=1.8V

FSPi D0 M0	/ EMMC D0	/ GPIO2 D0 u
FSPi D1 M0	/ EMMC D1	/ GPIO2 D1 u
FSPi D2 M0	/ EMMC D2	/ GPIO2 D2 u
FSPi D3 M0	/ EMMC D3	/ GPIO2 D3 u
UART5 RX M2	/ I2C1 SCL M3 / EMMC D4	/ GPIO2 D4 u
UART5 TX M2	/ I2C1 SDA M3 / EMMC D5	/ GPIO2 D5 u
FSPi CS0N M0	/ EMMC D6	/ GPIO2 D6 u
FSPi CS1N M0	/ EMMC D7	/ GPIO2 D7 u
FSPi CLK M0	/ EMMC CMD	/ GPIO2 A0 u
	/ EMMC CLKOUT	/ GPIO2 A1 d
UART5 CTSN M1	/ I2C2 SDA M2 / EMMC DATA STROBE	/ GPIO2 A2 d
UART5 RTSN M1	/ I2C2 SCL M2 / EMMC RSTN	/ GPIO2 A3 d



EMMCIO_1V8



RK3588


RK3588_D (VCCIO2 Domain)

U1000D


VCCIO2 Domain

Operating Voltage=1.8V/3.3V


PWM8 M1	/ I2C3 SCL M4 / PDM1 SDI3 M0 / JTAG TCK M1	/ UART2 TX M1	/ SDMMC D0	/ GPIO4 D0 u
PWM9 M1	/ I2C3 SDA M4 / PDM1 SDI2 M0 / JTAG TMS M1	/ UART2 RX M1	/ SDMMC D1	/ GPIO4 D1 u
	/ I2C8 SCL M0 / PDM1 SDI1 M0 / JTAG TCK M0	/ UART5 CTSN M0	/ SDMMC D2	/ GPIO4 D2 u
PWM10 M1	/ I2C8 SDA M0 / PDM1 SDIO M0 / JTAG TMS M0	/ UART5 RTSN M0	/ SDMMC D3	/ GPIO4 D3 u
PWM7 IR M1	/ CAN0 TX M1 / PDM1 CLK1 M0 / MCU JTAG TCK M0	/ UART5 RX M0	/ SDMMC CMD	/ GPIO4 D4 u
TEST_CLKOUT M0	/ CAN0 RX M1 / PDM1 CLK0 M0 / MCU JTAG TMS M0	/ UART5 TX M0	/ SDMMC CLK	/ GPIO4 D5 d



VCCIO2_1V8



VCCIO2



RK3588



<https://www.friendlyelec.com/>
<https://wiki.friendlyelec.com/>


NanoPC-T6		Rev 2301
Size A4	Page Name 08.RK3588_Flash/SD Controller	
Date: Wednesday, April 12, 2023	Sheet: 8 / 34	

RK3588_M (TYPEC/DP)

U1000M


USB3.0 OTG/DP1.4 Alt of TYPEC0

USB:U3/Gen1----Controller0
DP:RBR/HBR/HBR2/HBR3



Note:
If TYPEC0 is not used:
Signal: Leave floating
REXT: 8.2k ohm 1% resistor must be connected externally
Power: Must supply power


TYPEC&DP MUX Differential Pair:
DATE: 90 Ohm +/-10%
For Typec



USB30 Differential Pair: DATE: 90 Ohm +/-10%
DP Differential Pair: DATE: 100 Ohm +/-10%
For USB30 For DP

USB3.0 OTG/DP1.4 Alt of TYPEC1

USB:U3/Gen1----Controller1
DP:RBR/HBR/HBR2/HBR3



Note:
If need full function of Typec1 (with DP function) please Refer to the circuit of Typec0

If TYPEC1 is not used,
Signal: Leave floating
REXT: Leave floating
Power: Leave floating

RK3588

USB30/DP1.4 Alt Mode Configuration


Option1	DP x4Lane	DP_TX Lane0-3
Option2	USB30 x4Lane	DP_TX Lane0-3
Option3	USB30x2Lane+DPx2Lane	USB30: Lane0 Lane1 DP: Lane2 Lane3
Option4	USB30x2Lane+DPx2Lane	USB30: Lane2 Lane3 DP: Lane0 Lane1

RK3588_L (USB2.0 HOST/OTG)

U1000L

USB2.0 of TYPEC0 (OTG/HOST/DEVICE)

Download Port
HS/FS/LS



USB20 Differential Pair:
DATE: 90 Ohm +/-10%

USB2.0 of TYPEC1 (OTG/HOST/DEVICE)

HS/FS/LS



USB2.0 HOST0

HS/FS/LS




USB2.0 HOST1

HS/FS/LS



USB2.0 POWER



RK3588


Note:
TYPEC0_USB20_OTG:
DP/DM: Must used for download
ID: According to demand, if not used, Leave floating
VBUSDET: Must provide
REXT: 200ohm 1% resistor must be connected externally
Power: Must supply power

TYPEC1_USB20_OTG: USB20_HOST0/USB20_HOST1:
If not used: If not used:
DP/DM: Leave floating DP/DM: Leave floating
ID: Leave floating ID: Leave floating
VBUSDET: Leave floating VBUSDET: Leave floating
REXT: Leave floating REXT: Leave floating


Note:
The USB20_VBUSDET pin internal has a pull-down resistance(40K ohm) to ground, The resistance creates a voltage with the external series 30K ohm resistor. The VBUSDET pin voltage range <=3.3V.

RK3588_G (VCCIO1 Domain)

U1000G




RK3588



RK3588_H (VCCIO3 Domain)


U1000H



RK3588

RK3588_U (SARADC/OTP)

U1000U




RK3588


BOOT MODE CONFIG

TABLE 1



Item	Rup	Rdown	ADC	VOL	BOOT MODE
LEVEL1	DNP	100K	0	0V	USB (Maskrom mode)
LEVEL2	100K	20K	682	0.3V	SD Card-USB
LEVEL3	100K	51K	1365	0.6V	EMMC-USB
LEVEL4	100K	100K	2047	0.9V	FSPI M0-USB
LEVEL5	100K	200K	2730	1.2V	FSPI M1-USB
LEVEL6	100K	499K	3412	1.5V	FSPI M2-USB
LEVEL7	100K	DNP	4095	1.8V	FSPI M2-FSPI M1-FSPI M0-EMMC-SD Card-USB



BOARD ID CONFIG




RK3588_Q/R (MIPI_D/C_PHY0/1)



TX and RX port must work in the same mode, DPHY or CPHY

Note:
If not used:
Signal:leave floating
Power: Floating

RK3588_P (MIPI_DPHY_CSI_RX_PHY)



MIPI_CSI_RX Configuration

Option1	Sensor1 x4Lane	MIPI_CSI_RX_D0-3 MIPI_CSI_RX_CLK0
Option2	Sensor1 x2Lane	MIPI_CSI_RX_D0-1 MIPI_CSI_RX_CLK0
	+ Sensor2 x2Lane	MIPI_CSI_RX_D2-3 MIPI_CSI_RX_CLK1

Note:
When in single clock lane mode, CLK0P/0N is the clock lane from Data lane0 to Data lane3, but clock lane1 is invalid; In dual clock lanes mode, CLK0P/0N is the clock lane of Data lane0 and Data lane1, while CLK1P/1N is the clock lane of Data lane2 and Data lane3.



Note:
The Caps to the left of green line should be placed under the U1000 package. Other caps should be placed close to the U1000 package.

Note:
If not used:
Signal:leave floating
Power: Floating

RK3588_S (HDMI2.1 TX)


RK3588_T (HDMI20 RX)

Note:
 The HDMI2.1 trace length is less than 100mm.
 The HDMI2.1 differential trace impedance is 100 OHM.



Note:
 The Caps to the left of green line should be placed under the U1000 package. Other caps should be placed close to the U1000 package.


Note:
 If not used:
 Signal: leave floating
 Power: Floating or tie to VSS



Note:
 If not used:
 Signal: leave floating
 Power: Floating

RK3588_N (PCIE20)


Note:
 If not used:
 Signal: leave floating
 Power: Floating



Note:
 The SATA differential trace impedance is 100 OHM
 The SATA trace length is less than 5 inch

RK3588_O (PCIE30)

Note:
 Only PCIe3.0 Controller 0 support RC and EP, Other controller only support RC Mode.



Note:
 If Port0 and Port1 are not used,
 Port0 and Port1 REF_CLKP/N: Leave floating or tie to VSS
 Port0 and Port1 Other Signal: Leave floating
 Port0 and Port1 Power: Leave floating or tie to VSS


If Port0 is used, Port1 is not used,
 Port1 REF_CLKP/N: Leave floating or tie to VSS
 Port1 Other Signal: Leave floating
 Port1 Power: Must supply power

If Port1 is used, Port0 is not used,
 Port0 REF_CLKP/N: Leave floating or tie to VSS
 Port0 Other Signal: Leave floating
 Port0 Power: Must supply power

RK3588_J (VCCIO5 Domain)

U1000J

VCCIO5 Domain
Operating Voltage=1.8V/3.3V



RK3588_K (VCCIO6 Domain)

U1000K


VCCIO6 Domain
Operating Voltage=1.8V/3.3V



RK3588_I (VCCIO4 Domain)

U1000I

VCCIO4 Domain
Operating Voltage=1.8V/3.3V



PMIC RK806-1 BUCK

- PMIC_SPI_CS [8]
- PMIC_SPI_MOSI [8]
- PMIC_SPI_CLK [8]
- PMIC_PWR_CTRL1 [8]
- PMIC_PWR_CTRL2 [8]
- PMIC_PWR_CTRL3 [8]
- PMIC_INT_L [8]
- RESET_L [8.33]
- PWRON_L [33]

Default:0.85V
Low frequency:
0.85V-->0.75V

Default:1.1V



Default:0.6V

Default:3.3V

Default:1.8V

LPDDR4/4x=1.1V	120K
LPDDR5=1.05V	110K

LPDDR4/4x=0.6V	20K	100K
LPDDR5=0.5V	0R	DNP




IF TVS UNMOUNTED, ESD OR SURGE SHOULD BE DAMAGE THE PMIC!!!


This device must be mounted. Replacing TVS mode is not recommended, if must, please choose the same specifications:
Operating Supply Voltage: +5.5V(5.25-6V)
Peak Pulse Current: >1A (tPulse/20us)
Surge Clamping Voltage: <6.5V

DO NOT DELETE IT!


PMIC RK806-1 Management




PMIC RK806-1 LDO




VDD_CPU_BIG0




VDD_CPU_BIG1




VDD_NPU




VCC_1V1_NLDO_S3







EUI-48 Node Identity




RTC




microSD




USB 3.0 A



GPIO



IR Receiver



UART0	3.3V	GPIO	UART9	/	NC
UART1	/	NC			
UART2	3.3V	Debug Console			
UART3	3.3V	GPIO			
UART4	3.3V	GPIO			
UART5	/	NC			
UART6	3.3V	GPIO			
UART7	3.3V	GPIO			
UART8	3.3V	GPIO			

SPI0	3.3V	GPIO
SPI1	/	NC
SPI2	/	NC
SPI3	/	NC
SPI4	3.3V	GPIO

I2S0	1.8V	ALC5616 Codec
I2S1	/	NC
I2S2	3.3V	GPIO
I2S3	3.3V	GPIO

I2C0	3.3V	RK860-3 (CPU0), RK860-2 (CPU1)		
I2C1	/	NC		
I2C2	3.3V	RK860-2 (NPU)		
I2C3	1.8V	MIPI CSI 1		
I2C4	3.3V	MIPI DSI 2 Touch		
I2C5	3.3V	MIPI DSI 1 Touch		
I2C6	3.3V	24AA025E48T-I/OT, HYM8563TS, FUSB302MPX		
I2C7	1.8V	Codec, MIPI CSI 2		
I2C8	3.3V	GPIO		


CAN0	/	NC
CAN1	3.3V	GPIO
CAN2	/	NC

SPDIF0	/	NC
SPDIF1	/	NC


SDIO	/	NC
------	---	----

PWM0	/	NC	PWM9	3.3V	GPIO
PWM1	1.8V	FAN	PWM10	3.3V	GPIO
PWM2	3.3V	LCD BL PWM	PWM11	3.3V	LCD2 BL PWM
PWM3	3.3V	IR	PWM12	3.3V	GPIO
PWM4	3.3V	GPIO	PWM13	3.3V	GPIO
PWM5	3.3V	GPIO	PWM14	3.3V	GPIO
PWM6	/	NC	PWM15	3.3V	GPIO
PWM7	/	NC			
PWM8	/	NC			


Power IN




USB3.0 Type-C




2.5G Ethernet A




2.5G Ethernet B




eMMC




SPI Flash




HDMI RX




HDMI TX0




HDMI TX1





PCIe 3.0 REFCLK





M.2 PCIe 3.0 x4







miniPCIe for 4G LTE




M.2 Key E




Audio




MIPI-CSI




MIPI-DSI




LEDs




Debug UART




5V FAN



Buttons



Holes



FRIENDLY ELEC
<https://www.friendlyelec.com/>
<https://wiki.friendlyelec.com/>

NanoPC-T6

Size	Page Name	Rev
A3	33.Debug UART/LED/Keys/FAN	2301
Date:	Wednesday, April 12, 2023	Sheet: 33/ 34

