



Power Tree



Power Sequence



Power Supply	PMIC Channel	Supply Limit	Power Name	Time Slot	Default Voltage	Default ON/OFF	Sleep ON/OFF	Peak Current	Sleep Current
VCC4V0_SYS	RK806-1_BUCK1	6.5A	VDD_GPU_S0	Slot:5	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK2	5A	VDD_CPU_LIT_S0	Slot:3	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK3	5A	VDD_LOG_S0	Slot:2	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK4	3A	VDD_VDENC_S0	Slot:5	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK5	2.5A	VDD_DDR_S0	Slot:2	0.85V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK6	2.5A	VDD2_DDR_S3	Slot:4	ADJ FB=0.5V	ON	ON	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK7	2.5A	VCC_2V0_PLDO_S3	Slot:1	2.0V	ON	ON	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK8	2.5A	VCC_3V3_S3	Slot:6	3.3V	ON	ON	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK9	2.5A	VDDQ_DDR_S0	Slot:6	ADJ FB=0.5V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK10	2.5A	VCC_1V8_S3	Slot:3	1.8V	ON	ON	TBD	TBD
VCC_2V0_PLDO	RK806-1_PLDO1	0.5A	VCCA_1V8_S0	Slot:3	1.8V	ON	OFF	TBD	TBD
VCC_2V0_PLDO	RK806-1_PLDO2	0.3A	VCC_1V8_S0	Slot:3	1.8V	ON	OFF	TBD	TBD
VCC_2V0_PLDO	RK806-1_PLDO3	0.3A	VDDA_1V2_S0	Slot:4	1.2V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_PLDO4	0.5A	VCCA_3V3_S0	Slot:6	3.3V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_PLDO5	0.3A	VCCIO_SD_S0	Slot:6	3.3V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_PLDO6	0.3A	VCCA1V8_PLDO6_S3	Slot:3	1.8V	ON	ON	TBD	TBD
VCC_1V1_NLDO	RK806-1_NLDO1	0.3A	VDD_0V75_S3	Slot:2	0.75V	ON	ON	TBD	TBD
VCC_1V1_NLDO	RK806-1_NLDO2	0.3A	VDDA_DDR_PLL_S0	Slot:2	0.85V	ON	OFF	TBD	TBD
VCC_1V1_NLDO	RK806-1_NLDO3	0.5A	VDDA_0V75_S0	Slot:2	0.75V	ON	OFF	TBD	TBD
VCC_1V1_NLDO	RK806-1_NLDO4	0.5A	VDDA_0V85_S0	Slot:2	0.85V	ON	OFF	TBD	TBD
VCC_1V1_NLDO	RK806-1_NLDO5	0.3A	VDD_0V75_S0	Slot:2	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	BUCK_RK860-2	6A	VDD_CPU_BIG0_S0	Slot:6A	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	BUCK_RK860-3	6A	VDD_CPU_BIG1_S0	Slot:6A	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	BUCK_RK860-2	6A	VDD_NPU_S0	Slot:6A	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	EXT_BUCK	2A	VCC_1V1_NLDO_S3	Slot:1	1.1V	ON	ON	TBD	TBD
VCC4V0_SYS	EXT_BUCK	2A	VDD2L_0V9_DDR_S3	Slot:5	0.9V	ON	ON	TBD	TBD
VCC4V0_SYS	EXT_BUCK	2.5A	VCC_3V3_SD_S0	Slot:6A	3.3V	ON	OFF	TBD	TBD
VCC_3V3_S3	EXT_BUCK	2A	VCC_1V2_CAM_S0	OFF	1.2V	OFF	OFF	TBD	TBD
VCC_3V3_S3	LDO_PT5108	0.5A	VCC_1V8_CAM_S0	OFF	1.8V	OFF	OFF	TBD	TBD
VCC_3V3_S3	LDO_PT5108	0.5A	VCC_2V8_CAM_S0	OFF	2.8V	OFF	OFF	TBD	TBD

IO Power Domain Map


IO Domain	Pin Num	Support IO Voltage	Supply Power Pin Name	Power Source	IO Operating Voltage
PMUIO1	Pin N28	1.8V Only	PMUIO1_1V8	VCC_1V8_S3	1.8V
PMUIO2	Pin R27 Pin P28	1.8V or 3.3V	PMUIO2_1V8 PMUIO2	VCC_1V8_S3 VCC_3V3_S3	3.3V
EMMCIO	Pin V26	1.8V Only	EMMCIO_1V8	VCC_1V8_S0	1.8V
VCCIO1	Pin G20	1.8V Only	VCCIO1_1V8	VCC_1V8_S0	1.8V
VCCIO2	Pin AA7 Pin Y7	1.8V or 3.3V	VCCIO2_1V8 VCCIO2	VCC_1V8_S0 VCC_IO_SD	1.8V/3.3V
VCCIO3	Pin Y26	1.8V Only	VCCIO3_1V8	VCC_1V8_S0	1.8V
VCCIO4	Pin H20 Pin H21	1.8V or 3.3V	VCCIO4_1V8 VCCIO4	VCC_1V8_S0 VCC_1V8_S0	1.8V
VCCIO5	Pin W25 Pin W26	1.8V or 3.3V	VCCIO5_1V8 VCCIO5	VCC_1V8_S0 VCC_3V3_S0	3.3V
VCCIO6	Pin AC25 Pin AC26	1.8V or 3.3V	VCCIO6_1V8 VCCIO6	VCC_1V8_S0 VCC_3V3_S0	3.3V

USB Controller Configure Table


Controller Name	Pin Name	Type-C Function	DPx4Lane Function		USB3.0 OTG+DPx2Lane Function		USB2.0 OTG+DPx2Lane Function		USB2.0 OTG+DPx4Lane Function	
			OPTION1	OPTION2	OPTION1	OPTION2	OPTION1	OPTION2	OPTION1	OPTION2
USB3.0 OTG Device or Host	TYPEC0_SBU1/DP0_AUXP	TYPEC0_SBU1	DP0_AUXP	DP0_AUXN	DP0_AUXP	DP0_AUXN	DP0_AUXP	DP0_AUXN	DP0_AUXP	DP0_AUXN
	TYPEC0_SBU2/DP0_AUXN	TYPEC0_SBU2	DP0_AUXP	DP0_AUXN	DP0_AUXP	DP0_AUXN	DP0_AUXP	DP0_AUXN	DP0_AUXP	DP0_AUXN
	TYPEC0_SSRX1/DP0_TX0	TYPEC0_SSRX1P	DP0_TX0P	DP0_TX0N	DP0_TX0P	DP0_TX0N	DP0_TX0P	DP0_TX0N	DP0_TX0P	DP0_TX0N
USB2.0 OTG Device or Host	TYPEC0_SSRX1/DP0_TX0	TYPEC0_SSRX1P	DP0_TX0P	DP0_TX0N	DP0_TX0P	DP0_TX0N	DP0_TX0P	DP0_TX0N	DP0_TX0P	DP0_TX0N
	TYPEC0_SSRX2/DP0_TX1	TYPEC0_SSRX2P	DP0_TX1P	DP0_TX1N	DP0_TX1P	DP0_TX1N	DP0_TX1P	DP0_TX1N	DP0_TX1P	DP0_TX1N
	TYPEC0_SSRX2/DP0_TX2	TYPEC0_SSRX2P	DP0_TX2P	DP0_TX2N	DP0_TX2P	DP0_TX2N	DP0_TX2P	DP0_TX2N	DP0_TX2P	DP0_TX2N
USB3.0 OTG1 Device or Host	TYPEC0_SSRX1/DP0_TX0	TYPEC0_SSRX1P	DP0_TX0P	DP0_TX0N	DP0_TX0P	DP0_TX0N	DP0_TX0P	DP0_TX0N	DP0_TX0P	DP0_TX0N
	TYPEC0_SSRX2/DP0_TX1	TYPEC0_SSRX2P	DP0_TX1P	DP0_TX1N	DP0_TX1P	DP0_TX1N	DP0_TX1P	DP0_TX1N	DP0_TX1P	DP0_TX1N
	TYPEC0_SSRX2/DP0_TX2	TYPEC0_SSRX2P	DP0_TX2P	DP0_TX2N	DP0_TX2P	DP0_TX2N	DP0_TX2P	DP0_TX2N	DP0_TX2P	DP0_TX2N
USB2.0 OTG1 Device or Host	TYPEC0_SSRX1/DP0_TX0	TYPEC0_SSRX1P	DP0_TX0P	DP0_TX0N	DP0_TX0P	DP0_TX0N	DP0_TX0P	DP0_TX0N	DP0_TX0P	DP0_TX0N
	TYPEC0_SSRX2/DP0_TX1	TYPEC0_SSRX2P	DP0_TX1P	DP0_TX1N	DP0_TX1P	DP0_TX1N	DP0_TX1P	DP0_TX1N	DP0_TX1P	DP0_TX1N
	TYPEC0_SSRX2/DP0_TX2	TYPEC0_SSRX2P	DP0_TX2P	DP0_TX2N	DP0_TX2P	DP0_TX2N	DP0_TX2P	DP0_TX2N	DP0_TX2P	DP0_TX2N
USB3.0 HOST2	TYPEC0_SSRX1/DP0_TX0	TYPEC0_SSRX1P	DP0_TX0P	DP0_TX0N	DP0_TX0P	DP0_TX0N	DP0_TX0P	DP0_TX0N	DP0_TX0P	DP0_TX0N
	TYPEC0_SSRX2/DP0_TX1	TYPEC0_SSRX2P	DP0_TX1P	DP0_TX1N	DP0_TX1P	DP0_TX1N	DP0_TX1P	DP0_TX1N	DP0_TX1P	DP0_TX1N
	TYPEC0_SSRX2/DP0_TX2	TYPEC0_SSRX2P	DP0_TX2P	DP0_TX2N	DP0_TX2P	DP0_TX2N	DP0_TX2P	DP0_TX2N	DP0_TX2P	DP0_TX2N
USB2.0 HOST0	TYPEC0_SSRX1/DP0_TX0	TYPEC0_SSRX1P	DP0_TX0P	DP0_TX0N	DP0_TX0P	DP0_TX0N	DP0_TX0P	DP0_TX0N	DP0_TX0P	DP0_TX0N
	TYPEC0_SSRX2/DP0_TX1	TYPEC0_SSRX2P	DP0_TX1P	DP0_TX1N	DP0_TX1P	DP0_TX1N	DP0_TX1P	DP0_TX1N	DP0_TX1P	DP0_TX1N
	TYPEC0_SSRX2/DP0_TX2	TYPEC0_SSRX2P	DP0_TX2P	DP0_TX2N	DP0_TX2P	DP0_TX2N	DP0_TX2P	DP0_TX2N	DP0_TX2P	DP0_TX2N
USB2.0 HOST1	TYPEC0_SSRX1/DP0_TX0	TYPEC0_SSRX1P	DP0_TX0P	DP0_TX0N	DP0_TX0P	DP0_TX0N	DP0_TX0P	DP0_TX0N	DP0_TX0P	DP0_TX0N
	TYPEC0_SSRX2/DP0_TX1	TYPEC0_SSRX2P	DP0_TX1P	DP0_TX1N	DP0_TX1P	DP0_TX1N	DP0_TX1P	DP0_TX1N	DP0_TX1P	DP0_TX1N
	TYPEC0_SSRX2/DP0_TX2	TYPEC0_SSRX2P	DP0_TX2P	DP0_TX2N	DP0_TX2P	DP0_TX2N	DP0_TX2P	DP0_TX2N	DP0_TX2P	DP0_TX2N
USB3.0 HOST2	TYPEC0_SSRX1/DP0_TX0	TYPEC0_SSRX1P	DP0_TX0P	DP0_TX0N	DP0_TX0P	DP0_TX0N	DP0_TX0P	DP0_TX0N	DP0_TX0P	DP0_TX0N
	TYPEC0_SSRX2/DP0_TX1	TYPEC0_SSRX2P	DP0_TX1P	DP0_TX1N	DP0_TX1P	DP0_TX1N	DP0_TX1P	DP0_TX1N	DP0_TX1P	DP0_TX1N
	TYPEC0_SSRX2/DP0_TX2	TYPEC0_SSRX2P	DP0_TX2P	DP0_TX2N	DP0_TX2P	DP0_TX2N	DP0_TX2P	DP0_TX2N	DP0_TX2P	DP0_TX2N
USB2.0 HOST0	TYPEC0_SSRX1/DP0_TX0	TYPEC0_SSRX1P	DP0_TX0P	DP0_TX0N	DP0_TX0P	DP0_TX0N	DP0_TX0P	DP0_TX0N	DP0_TX0P	DP0_TX0N
	TYPEC0_SSRX2/DP0_TX1	TYPEC0_SSRX2P	DP0_TX1P	DP0_TX1N	DP0_TX1P	DP0_TX1N	DP0_TX1P	DP0_TX1N	DP0_TX1P	DP0_TX1N
	TYPEC0_SSRX2/DP0_TX2	TYPEC0_SSRX2P	DP0_TX2P	DP0_TX2N	DP0_TX2P	DP0_TX2N	DP0_TX2P	DP0_TX2N	DP0_TX2P	DP0_TX2N
USB2.0 HOST1	TYPEC0_SSRX1/DP0_TX0	TYPEC0_SSRX1P	DP0_TX0P	DP0_TX0N	DP0_TX0P	DP0_TX0N	DP0_TX0P	DP0_TX0N	DP0_TX0P	DP0_TX0N
	TYPEC0_SSRX2/DP0_TX1	TYPEC0_SSRX2P	DP0_TX1P	DP0_TX1N	DP0_TX1P	DP0_TX1N	DP0_TX1P	DP0_TX1N	DP0_TX1P	DP0_TX1N
	TYPEC0_SSRX2/DP0_TX2	TYPEC0_SSRX2P	DP0_TX2P	DP0_TX2N	DP0_TX2P	DP0_TX2N	DP0_TX2P	DP0_TX2N	DP0_TX2P	DP0_TX2N

Note:
 0: Lane swap enable
 1: lane0/1/2/3 TxData mapping to Lane0/1/2/3 TXDP/N
 1: lane0/1/2/3 TxData mapping to Lane2/3/0/1-TXDP/N


Config0:
TypeC0 (With DP function)




Config3:(Default)
USB3.0 OTG0 + DP0 2Lane(Swap ON)




Config1:
USB2.0 OTG0 + DP0 4Lane(Swap OFF)




Config4:
USB3.0 OTG0 + DP0 2Lane(Swap OFF)



Config2:
USB2.0 OTG0 + DP0 4Lane(Swap ON)



PCIe/SATA Connector Diagram



PCIe Controller Configure Table

Controller Name	Data & Clk Lane Configure			Control GPIO
	OPTION	CLK LANE	DATA LANE	
PCIe30X4 RC & EP	OPTION1	PCIE30_PORT0_REF_CLKP PCIE30_PORT0_REF_CLKN	PCIE30_PORT0_TX0 PCIE30_PORT0_RX0	PCIE30X4_CLKREQ_M* PCIE30X4_WAKEN_M* PCIE30X4_PERSTN_M* PCIE30X4_BUTTON_RSTN
	OPTION2	PCIE30_PORT0_REF_CLKP PCIE30_PORT0_REF_CLKN	PCIE30_PORT0_TX0 PCIE30_PORT0_RX0 PCIE30_PORT0_TX1 PCIE30_PORT0_RX1	
	OPTION3	PCIE30_PORT0_REF_CLKP PCIE30_PORT0_REF_CLKN PCIE30_PORT1_REF_CLKP PCIE30_PORT1_REF_CLKN	PCIE30_PORT0_TX0 PCIE30_PORT0_RX0 PCIE30_PORT1_TX0 PCIE30_PORT1_RX0 PCIE30_PORT1_TX1 PCIE30_PORT1_RX1	
PCIe30X2 RC	OPTION1	PCIE30_PORT1_REF_CLKP PCIE30_PORT1_REF_CLKN	PCIE30_PORT1_TX0 PCIE30_PORT1_RX0	PCIE30X2_CLKREQ_M* PCIE30X2_WAKEN_M* PCIE30X2_PERSTN_M* PCIE30X2_BUTTON_RSTN
	OPTION2	PCIE30_PORT1_REF_CLKP PCIE30_PORT1_REF_CLKN	PCIE30_PORT1_TX0 PCIE30_PORT1_RX0 PCIE30_PORT1_TX1 PCIE30_PORT1_RX1	
PCIe30X1_0 RC	OPTION1	PCIE30_PORT0_REF_CLKP PCIE30_PORT0_REF_CLKN	PCIE30_PORT0_TX0 PCIE30_PORT0_RX0	PCIE30X1_0_CLKREQ_M* PCIE30X1_0_WAKEN_M* PCIE30X1_0_PERSTN_M* PCIE30X1_0_BUTTON_RSTN
OPTION2	PCIE30_PORT1_REF_CLKP PCIE30_PORT1_REF_CLKN	PCIE30_PORT1_TX0 PCIE30_PORT1_RX0 PCIE30_PORT1_TX1 PCIE30_PORT1_RX1		
PCIe30X1_1 RC	OPTION1	PCIE30_PORT1_REF_CLKP PCIE30_PORT1_REF_CLKN	PCIE30_PORT1_TX0 PCIE30_PORT1_RX0	PCIE30X1_1_CLKREQ_M* PCIE30X1_1_WAKEN_M* PCIE30X1_1_PERSTN_M* PCIE30X1_1_BUTTON_RSTN
	OPTION2	PCIE30_PORT1_REF_CLKP PCIE30_PORT1_REF_CLKN	PCIE30_PORT1_TX0 PCIE30_PORT1_RX0 PCIE30_PORT1_TX1 PCIE30_PORT1_RX1	
PCIe20X1_2 RC	OPTION1	PCIE20_0_REFCLKP PCIE20_0_REFCLKN	PCIE20_0_TXP PCIE20_0_RXN	PCIE20X1_2_CLKREQ_M* PCIE20X1_2_WAKEN_M* PCIE20X1_2_PERSTN_M* PCIE20X1_2_BUTTON_RSTN
OPTION2	PCIE20_2_REFCLKP PCIE20_2_REFCLKN	PCIE20_2_TXP PCIE20_2_RXN		

Note:
PCIE30_PORT*_REF_CLKP/N is input gpio
PCIE20_*_REFCLKP/N is output or input gpio


Note:
M*=Mean to M0 or M1, It's the same source, Just multiplex to M0 or M1. So, Only use one at the same time.


PCIe/SATA Function Combination

Function Combination				
Function Item	PCIEX4	PCIEX2	PCIEX1	SATA
Option1	1(DM)	0	3(RC)	0
Option2	1(DM)	0	2(RC)	1
Option3	1(DM)	0	1(RC)	2
Option4	1(DM)	0	0	3
Option5	0	1(DM)+1(RC)	3(RC)	0
Option6	0	1(DM)+1(RC)	2(RC)	1
Option7	0	1(DM)+1(RC)	1(RC)	2
Option8	0	1(DM)+1(RC)	0	3
Option9	0	1(DM)	4(RC)	1
Option10	0	1(DM)	3(RC)	2
Option11	0	1(DM)	2(RC)	3
Option12	0	0	1(DM)+4(RC)	2
Option13	0	0	1(DM)+3(RC)	3

PCIe3.0 REFCLK

PCIe2.0 REFCLK





Note:
The Caps between green line and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package

U1000Z

H28	AVSS_1	AVSS_52	AH15
H31	AVSS_2	AVSS_53	AH21
H32	AVSS_3	AVSS_54	AH22
H33	AVSS_4	AVSS_55	AH23
H34	AVSS_5	AVSS_56	AJ3
K26	AVSS_6	AVSS_57	AJ7
K31	AVSS_7	AVSS_58	AJ8
K32	AVSS_8	AVSS_59	AJ9
K33	AVSS_9	AVSS_60	AJ9
L26	AVSS_10	AVSS_61	AJ12
L31	AVSS_11	AVSS_62	AJ15
M26	AVSS_12	AVSS_63	AH6
M32	AVSS_13	AVSS_64	AH6
N32	AVSS_14	AVSS_65	AH6
AA10	AVSS_15	AVSS_66	AJ22
AA6	AVSS_16	AVSS_67	AJ23
AA7	AVSS_17	AVSS_68	AK4
AA8	AVSS_18	AVSS_69	AK7
AA10	AVSS_19	AVSS_70	AK5
ACS	AVSS_20	AVSS_71	AK10
ACS	AVSS_21	AVSS_72	AK11
AC10	AVSS_22	AVSS_73	AK12
AD5	AVSS_23	AVSS_74	AK13
AD5	AVSS_24	AVSS_75	AK14
AD10	AVSS_25	AVSS_76	AK23
AEP	AVSS_26	AVSS_77	AL4
AEP	AVSS_27	AVSS_78	AL3
AEP	AVSS_28	AVSS_79	AL4
AF4	AVSS_29	AVSS_80	AL11
AF7	AVSS_30	AVSS_81	AL13
AF9	AVSS_31	AVSS_82	AM4
AF11	AVSS_32	AVSS_83	AM4
AF12	AVSS_33	AVSS_84	AM8
AF13	AVSS_34	AVSS_85	AM8
AF14	AVSS_35	AVSS_86	AM18
AF15	AVSS_36	AVSS_87	AM23
AF16	AVSS_37	AVSS_88	AM23
AF21	AVSS_38	AVSS_89	AM23
AG3	AVSS_39	AVSS_90	AM23
AG6	AVSS_40	AVSS_91	AM26
AG7	AVSS_41	AVSS_92	AM26
AG10	AVSS_42	AVSS_93	AM28
AG12	AVSS_43	AVSS_94	AN12
AG15	AVSS_44	AVSS_95	AN21
AG18	AVSS_45	AVSS_96	AN31
AG21	AVSS_46	AVSS_97	AP1
AG22	AVSS_47	AVSS_98	AP17
AH4	AVSS_48	AVSS_99	AP23
AH6	AVSS_49	AVSS_100	AP34
AH11	AVSS_50	AVSS_101	

U1000X

L3	VSS_107	VSS_108	VSS_109	VSS_110	VSS_111	VSS_112	VSS_113	VSS_114	VSS_115	VSS_116	VSS_117	VSS_118	VSS_119	VSS_120	VSS_121	VSS_122	VSS_123	VSS_124	VSS_125	VSS_126	VSS_127	VSS_128	VSS_129	VSS_130	VSS_131	VSS_132	VSS_133	VSS_134	VSS_135	VSS_136	VSS_137	VSS_138	VSS_139	VSS_140	VSS_141	VSS_142	VSS_143	VSS_144	VSS_145	VSS_146	VSS_147	VSS_148	VSS_149	VSS_150	VSS_151	VSS_152	VSS_153	VSS_154	VSS_155	VSS_156	VSS_157	VSS_158	VSS_159	VSS_160	VSS_161	VSS_162	VSS_163	VSS_164	VSS_165	VSS_166	VSS_167	VSS_168	VSS_169	VSS_170	VSS_171	VSS_172	VSS_173	VSS_174	VSS_175	VSS_176	VSS_177	VSS_178	VSS_179	VSS_180	VSS_181	VSS_182	VSS_183	VSS_184	VSS_185	VSS_186	VSS_187	VSS_188	VSS_189	VSS_190	VSS_191	VSS_192	VSS_193	VSS_194	VSS_195	VSS_196	VSS_197	VSS_198	VSS_199	VSS_200	VSS_201	VSS_202	VSS_203	VSS_204	VSS_205	VSS_206	VSS_207	VSS_208	VSS_209	VSS_210	VSS_211	VSS_212	VSS_213	VSS_214	VSS_215	VSS_216	VSS_217	VSS_218	VSS_219	VSS_220	VSS_221	VSS_222	VSS_223	VSS_224	VSS_225	VSS_226	VSS_227	VSS_228	VSS_229	VSS_230	VSS_231	VSS_232	VSS_233	VSS_234	VSS_235	VSS_236	VSS_237	VSS_238	VSS_239	VSS_240	VSS_241	VSS_242	VSS_243	VSS_244	VSS_245	VSS_246	VSS_247	VSS_248	VSS_249	VSS_250	VSS_251	VSS_252	VSS_253	VSS_254	VSS_255	VSS_256	VSS_257	VSS_258	VSS_259	VSS_260	VSS_261	VSS_262	VSS_263	VSS_264	VSS_265	VSS_266	VSS_267	VSS_268	VSS_269	VSS_270	VSS_271	VSS_272	VSS_273	VSS_274	VSS_275	VSS_276	VSS_277	VSS_278	VSS_279	VSS_280	VSS_281	VSS_282	VSS_283	VSS_284	VSS_285	VSS_286	VSS_287	VSS_288	VSS_289	VSS_290	VSS_291	VSS_292	VSS_293	VSS_294	VSS_295	VSS_296	VSS_297	VSS_298	VSS_299	VSS_300	VSS_301	VSS_302	VSS_303	VSS_304	VSS_305	VSS_306	VSS_307	VSS_308	VSS_309	VSS_310	VSS_311	VSS_312	VSS_313	VSS_314	VSS_315	VSS_316	VSS_317	VSS_318	VSS_319	VSS_320	VSS_321	VSS_322	VSS_323	VSS_324	VSS_325	VSS_326	VSS_327	VSS_328	VSS_329	VSS_330	VSS_331	VSS_332	VSS_333	VSS_334	VSS_335	VSS_336	VSS_337	VSS_338	VSS_339	VSS_340	VSS_341	VSS_342	VSS_343	VSS_344	VSS_345	VSS_346	VSS_347	VSS_348	VSS_349	VSS_350	VSS_351	VSS_352	VSS_353	VSS_354	VSS_355	VSS_356	VSS_357	VSS_358	VSS_359	VSS_360	VSS_361	VSS_362	VSS_363	VSS_364	VSS_365	VSS_366	VSS_367	VSS_368	VSS_369	VSS_370	VSS_371	VSS_372	VSS_373	VSS_374	VSS_375	VSS_376	VSS_377	VSS_378	VSS_379	VSS_380	VSS_381	VSS_382	VSS_383	VSS_384	VSS_385	VSS_386	VSS_387	VSS_388	VSS_389	VSS_390	VSS_391	VSS_392	VSS_393	VSS_394	VSS_395	VSS_396	VSS_397	VSS_398	VSS_399	VSS_400	VSS_401	VSS_402	VSS_403	VSS_404	VSS_405	VSS_406	VSS_407	VSS_408	VSS_409	VSS_410	VSS_411	VSS_412	VSS_413	VSS_414	VSS_415	VSS_416	VSS_417	VSS_418	VSS_419	VSS_420	VSS_421	VSS_422	VSS_423	VSS_424	VSS_425	VSS_426	VSS_427	VSS_428	VSS_429	VSS_430	VSS_431	VSS_432	VSS_433	VSS_434	VSS_435	VSS_436	VSS_437	VSS_438	VSS_439	VSS_440	VSS_441	VSS_442	VSS_443	VSS_444	VSS_445	VSS_446	VSS_447	VSS_448	VSS_449	VSS_450	VSS_451	VSS_452	VSS_453	VSS_454	VSS_455	VSS_456	VSS_457	VSS_458	VSS_459	VSS_460	VSS_461	VSS_462	VSS_463	VSS_464	VSS_465	VSS_466	VSS_467	VSS_468	VSS_469	VSS_470	VSS_471	VSS_472	VSS_473	VSS_474	VSS_475	VSS_476	VSS_477	VSS_478	VSS_479	VSS_480	VSS_481	VSS_482	VSS_483	VSS_484	VSS_485	VSS_486	VSS_487	VSS_488	VSS_489	VSS_490	VSS_491	VSS_492	VSS_493	VSS_494	VSS_495	VSS_496	VSS_497	VSS_498	VSS_499	VSS_500	VSS_501	VSS_502	VSS_503	VSS_504	VSS_505	VSS_506	VSS_507	VSS_508	VSS_509	VSS_510	VSS_511	VSS_512	VSS_513	VSS_514	VSS_515	VSS_516	VSS_517	VSS_518	VSS_519	VSS_520	VSS_521	VSS_522	VSS_523	VSS_524	VSS_525	VSS_526	VSS_527	VSS_528	VSS_529	VSS_530	VSS_531	VSS_532	VSS_533	VSS_534	VSS_535	VSS_536	VSS_537	VSS_538	VSS_539	VSS_540	VSS_541	VSS_542	VSS_543	VSS_544	VSS_545	VSS_546	VSS_547	VSS_548	VSS_549	VSS_550	VSS_551	VSS_552	VSS_553	VSS_554	VSS_555	VSS_556	VSS_557	VSS_558	VSS_559	VSS_560	VSS_561	VSS_562	VSS_563	VSS_564	VSS_565	VSS_566	VSS_567	VSS_568	VSS_569	VSS_570	VSS_571	VSS_572	VSS_573	VSS_574	VSS_575	VSS_576	VSS_577	VSS_578	VSS_579	VSS_580	VSS_581	VSS_582	VSS_583	VSS_584	VSS_585	VSS_586	VSS_587	VSS_588	VSS_589	VSS_590	VSS_591	VSS_592	VSS_593	VSS_594	VSS_595	VSS_596	VSS_597	VSS_598	VSS_599	VSS_600	VSS_601	VSS_602	VSS_603	VSS_604	VSS_605	VSS_606	VSS_607	VSS_608	VSS_609	VSS_610	VSS_611	VSS_612	VSS_613	VSS_614	VSS_615	VSS_616	VSS_617	VSS_618	VSS_619	VSS_620	VSS_621	VSS_622	VSS_623	VSS_624	VSS_625	VSS_626	VSS_627	VSS_628	VSS_629	VSS_630	VSS_631	VSS_632	VSS_633	VSS_634	VSS_635	VSS_636	VSS_637	VSS_638	VSS_639	VSS_640	VSS_641	VSS_642	VSS_643	VSS_644	VSS_645	VSS_646	VSS_647	VSS_648	VSS_649	VSS_650	VSS_651	VSS_652	VSS_653	VSS_654	VSS_655	VSS_656	VSS_657	VSS_658	VSS_659	VSS_660	VSS_661	VSS_662	VSS_663	VSS_664	VSS_665	VSS_666	VSS_667	VSS_668	VSS_669	VSS_670	VSS_671	VSS_672	VSS_673	VSS_674	VSS_675	VSS_676	VSS_677	VSS_678	VSS_679	VSS_680	VSS_681	VSS_682	VSS_683	VSS_684	VSS_685	VSS_686	VSS_687	VSS_688	VSS_689	VSS_690	VSS_691	VSS_692	VSS_693	VSS_694	VSS_695	VSS_696	VSS_697	VSS_698	VSS_699	VSS_700	VSS_701	VSS_702	VSS_703	VSS_704	VSS_705	VSS_706	VSS_707	VSS_708	VSS_709	VSS_710	VSS_711	VSS_712	VSS_713	VSS_714	VSS_715	VSS_716	VSS_717	VSS_718	VSS_719	VSS_720	VSS_721	VSS_722	VSS_723	VSS_724	VSS_725	VSS_726	VSS_727	VSS_728	VSS_729	VSS_730	VSS_731	VSS_732	VSS_733	VSS_734	VSS_735	VSS_736	VSS_737	VSS_738	VSS_739	VSS_740	VSS_741	VSS_742	VSS_743	VSS_744	VSS_745	VSS_746	VSS_747	VSS_748	VSS_749	VSS_750	VSS_751	VSS_752	VSS_753	VSS_754	VSS_755	VSS_756	VSS_757	VSS_758	VSS_759	VSS_760	VSS_761	VSS_762	VSS_763	VSS_764	VSS_765	VSS_766	VSS_767	VSS_768	VSS_769	VSS_770	VSS_771	VSS_772	VSS_773	VSS_774	VSS_775	VSS_776	VSS_777	VSS_778	VSS_779	VSS_780	VSS_781	VSS_782	VSS_783	VSS_784	VSS_785	VSS_786	VSS_787	VSS_788	VSS_789	VSS_790	VSS_791	VSS_792	VSS_793	VSS_794	VSS_795	VSS_796	VSS_797	VSS_798	VSS_799	VSS_800	VSS_801	VSS_802	VSS_803	VSS_804	VSS_805	VSS_806	VSS_807	VSS_808	VSS_809	VSS_810	VSS_811	VSS_812	VSS_813	VSS_814	VSS_815	VSS_816	VSS_817	VSS_818	VSS_819	VSS_820	VSS_821	VSS_822	VSS_823	VSS_824	VSS_825	VSS_826	VSS_827	VSS_828	VSS_829	VSS_830	VSS_831	VSS_832	VSS_833	VSS_834	VSS_835	VSS_836	VSS_837	VSS_838	VSS_839	VSS_840	VSS_841	VSS_842	VSS_843	VSS_844	VSS_845	VSS_846	VSS_847	VSS_848	VSS_849	VSS_850	VSS_851	VSS_852	VSS_853	VSS_854	VSS_855	VSS_856	VSS_857	VSS_858	VSS_859	VSS_860	VSS_861	VSS_862	VSS_863	VSS_864	VSS_865	VSS_866	VSS_867	VSS_868	VSS_869	VSS_870	VSS_871	VSS_872	VSS_873	VSS_874	VSS_875	VSS_876	VSS_877	VSS_878	VSS_879	VSS_880	VSS_881	VSS_882	VSS_883	VSS_884	VSS_885	VSS_886	VSS_887	VSS_888	VSS_889	VSS_890	VSS_891	VSS_892	VSS_893	VSS_894	VSS_895	VSS_896	VSS_897	VSS_898	VSS_899	VSS_900	VSS_901	VSS_902	VSS_903	VSS_904	VSS_905	VSS_906	VSS_907	VSS_908	VSS_909	VSS_910	VSS_911	VSS_912	VSS_913	VSS_914	VSS_915	VSS_916	VSS_917	VSS_918	VSS_919	VSS_920	VSS_921	VSS_922	VSS_923	VSS_924	VSS_925	VSS_926	VSS_927	VSS_928	VSS_929	VSS_930	VSS_931	VSS_932	VSS_933	VSS_934	VSS_935	VSS_936	VSS_937	VSS_938	VSS_939	VSS_940	VSS_941	VSS_942	VSS_943	VSS_944	VSS_945	VSS_946	VSS_947	VSS_948	VSS_949	VSS_950	VSS_951	VSS_952	VSS_953	VSS_954	VSS_955	VSS_956	VSS_957	VSS_958	VSS_959	VSS_960	VSS_961	VSS_962	VSS_963	VSS_964	VSS_965	VSS_966	VSS_967	VSS_968	VSS_969	VSS_970	VSS_971	VSS_972	VSS_973	VSS_974	VSS_975	VSS_976	VSS_977	VSS_978	VSS_979	VSS_980	VSS_981	VSS_982	VSS_983	VSS_984	VSS_985	VSS_986	VSS_987	VSS_988	VSS_989	VSS_990	VSS_991	VSS_992	VSS_993	VSS_994	VSS_995	VSS_996	VSS_997	VSS_998	VSS_999	VSS_1000
----	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	----------

U1000W

A1	VSS_1	VSS_54	F15
A14	VSS_2	VSS_55	F19
A34	VSS_3	VSS_56	F20
B6	VSS_4	VSS_57	F20
B19	VSS_5	VSS_58	F22
B24	VSS_6	VSS_59	F23
B27	VSS_7	VSS_60	F31
B32	VSS_8	VSS_61	G6
B33	VSS_9	VSS_62	G3
C3	VSS_10	VSS_63	G10
C4	VSS_11	VSS_64	G15
C5	VSS_12	VSS_65	F19
C6	VSS_13	VSS_66	G21
C7	VSS_14	VSS_67	G22
C8	VSS_15	VSS_68	G25
C9	VSS_16	VSS_69	G32
C10	VSS_17	VSS_70	H3
C11	VSS_18	VSS_71	H8
C12	VSS_19	VSS_72	H10
C13	VSS_20	VSS_73	H12
C14	VSS_21	VSS_74	H14
C15	VSS_22	VSS_75	H19
C16	VSS_23	VSS_76	H19
C17	VSS_24	VSS_77	H22
C18			

RK3588_E (OSC/PLL/PMUIO1/2)



Note:
Adjusted the load capacitance according to the crystal specification

The CL is the load capacitance of the crystal that is recommended by the crystal vendors to obtain target clock frequency.



$$CL = \left(\frac{CL1 * CL2}{CL1 + CL2} \right) + PCB \text{ strays}$$

Total CL <= 12pF

Note:
The Caps between green line and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package



RK3588_F (PMUIO2)




RK3588_C (EMMCIO Domain)

U1000C


EMMCIO Domain

Operating Voltage=1.8V

FSPi D0 M0	/ EMMC D0	/ GPIO2 D0 u	
FSPi D1 M0	/ EMMC D1	/ GPIO2 D1 u	
FSPi D2 M0	/ EMMC D2	/ GPIO2 D2 u	
FSPi D3 M0	/ EMMC D3	/ GPIO2 D3 u	
UART5 RX M2	/ I2C1 SCL M3	/ EMMC D4	/ GPIO2 D4 u
UART5 TX M2	/ I2C1 SDA M3	/ EMMC D5	/ GPIO2 D5 u
FSPi CS0N M0	/ EMMC D6	/ GPIO2 D6 u	
FSPi CS1N M0	/ EMMC D7	/ GPIO2 D7 u	
FSPi CLK M0	/ EMMC CMD	/ GPIO2 A0 u	
	/ EMMC CLKOUT	/ GPIO2 A1 d	
UART5 CTSN M1	/ I2C2 SDA M2	/ EMMC DATA STROBE	/ GPIO2 A2 d
UART5 RTSN M1	/ I2C2 SCL M2	/ EMMC RSTN	/ GPIO2 A3 d



EMMCIO_1V8



RK3588


RK3588_D (VCCIO2 Domain)

U1000D


VCCIO2 Domain

Operating Voltage=1.8V/3.3V


PWM8 M1	/ I2C3 SCL M4	/ PDM1 SDI3 M0	/ JTAG TCK M1	/ UART2 TX M1	/ SDMMC D0	/ GPIO4 D0 u
PWM9 M1	/ I2C3 SDA M4	/ PDM1 SDI2 M0	/ JTAG TMS M1	/ UART2 RX M1	/ SDMMC D1	/ GPIO4 D1 u
	/ I2C8 SCL M0	/ PDM1 SDI1 M0	/ JTAG TCK M0	/ UART5 CTSN M0	/ SDMMC D2	/ GPIO4 D2 u
PWM10 M1	/ I2C8 SDA M0	/ PDM1 SDIO M0	/ JTAG TMS M0	/ UART5 RTSN M0	/ SDMMC D3	/ GPIO4 D3 u
PWM7 IR M1	/ CAN0 TX M1	/ PDM1 CLK1 M0	/ MCU JTAG TCK M0	/ UART5 RX M0	/ SDMMC CMD	/ GPIO4 D4 u
TEST_CLKOUT M0	/ CAN0 RX M1	/ PDM1 CLK0 M0	/ MCU JTAG TMS M0	/ UART5 TX M0	/ SDMMC CLK	/ GPIO4 D5 d



VCCIO2_1V8



VCCIO2



RK3588



<https://www.friendlyelec.com/>
<https://wiki.friendlyelec.com/>


NanoPC-T6		Rev 2301
Size A4	Page Name 08.RK3588_Flash/SD Controller	
Date: Wednesday, April 12, 2023	Sheet: 8 / 34	

RK3588_M (TYPEC/DP)

U1000M


USB3.0 OTG/DP1.4 Alt of TYPEC0

USB:U3/Gen1----Controller0
DP:RBR/HBR/HBR2/HBR3



Note:
If TYPEC0 is not used:
Signal: Leave floating
REXT: 8.2K ohm 1% resistor must be connected externally
Power: Must supply power


TYPEC&DP MUX Differential Pair:
DATE:80 Ohm +/-10%
For Typec



USB30 Differential Pair: DATE:80 Ohm +/-10%
DP Differential Pair: DATE:100 Ohm +/-10%
For USB30 For DP


USB3.0 OTG/DP1.4 Alt of TYPEC1

USB:U3/Gen1----Controller1
DP:RBR/HBR/HBR2/HBR3



Note:
If need full function of Typec1 (with DP function) please Refer to the circuit of Typec0

If TYPEC1 is not used,
Signal: Leave floating
REXT: Leave floating
Power: Leave floating



RK3588


USB30/DP1.4 Alt Mode Configuration

Option1	DP x4Lane	DP_TX Lane0-3
Option2	USB30 x4Lane	DP_TX Lane0-3
Option3	USB30x2Lane+DPx2Lane	USB30: Lane0 Lane1 DP: Lane2 Lane3
Option4	USB30x2Lane+DPx2Lane	USB30: Lane2 Lane3 DP: Lane0 Lane1

RK3588_L (USB2.0 HOST/OTG)

U1000L

USB2.0 of TYPEC0 (OTG/HOST/DEVICE)



USB20 Differential Pair:
DATE:50 Ohm +/-10%

USB2.0 of TYPEC1 (OTG/HOST/DEVICE)




USB2.0 HOST0



USB2.0 HOST1



USB2.0 POWER




RK3588

Note:
TYPEC0_USB20_OTG:
DP/DM: Must used for download
ID: According to demand, if not used, Leave floating
VBUSDET: Must provide
REXT: 200ohm 1% resistor must be connected externally
Power: Must supply power
TYPEC1_USB20_OTG: **USB20_HOST0/USB20_HOST1:**
If not used: If not used:
DP/DM: Leave floating DP/DM: Leave floating
ID: Leave floating ID: Leave floating
VBUSDET: Leave floating VBUSDET: Leave floating
REXT: Leave floating REXT: Leave floating


Note:
The USB20_VBUSDET pin internal has a pull-down resistance(40K ohm) to ground, The resistance creates a voltage with the external series 30K ohm resistor. The VBUSDET pin voltage range <=3.3V.

RK3588_G (VCCIO1 Domain)

U1000G




RK3588



RK3588_H (VCCIO3 Domain)


U1000H



RK3588

RK3588_U (SARADC/OTP)

U1000U




RK3588


BOOT MODE CONFIG

TABLE 1



Item	Rup	Rdown	ADC	VOL	BOOT MODE
LEVEL1	DNP	100K	0	0V	USB (Maskrom mode)
LEVEL2	100K	20K	682	0.3V	SD Card-USB
LEVEL3	100K	51K	1365	0.6V	EMMC-USB
LEVEL4	100K	100K	2047	0.9V	FSPI M0-USB
LEVEL5	100K	200K	2730	1.2V	FSPI M1-USB
LEVEL6	100K	499K	3412	1.5V	FSPI M2-USB
LEVEL7	100K	DNP	4095	1.8V	FSPI M2-FSPI M1-FSPI M0-EMMC-SD Card-USB




BOARD ID CONFIG



RK3588_Q/R (MIPI_D/C_PHY0/1)



RK3588_P (MIPI_DPHY_CSI_RX_PHY)



MIPI_CSI_RX Configuration

Option1	Sensor1 x4Lane	MIPI_CSI_RX_D0-3 MIPI_CSI_RX_CLK0
Option2	Sensor1 x2Lane	MIPI_CSI_RX_D0-1 MIPI_CSI_RX_CLK0
	Sensor2 x2Lane	MIPI_CSI_RX_D2-3 MIPI_CSI_RX_CLK1

Note:
When in single clock lane mode, CLK0P/0N is the clock lane from Data lane0 to Data lane3, but clock lane1 is invalid; In dual clock lanes mode, CLK0P/0N is the clock lane of Data lane0 and Data lane1, while CLK1P/1N is the clock lane of Data lane2 and Data lane3.



Note:
The Caps to the left of green line should be placed under the U1000 package. Other caps should be placed close to the U1000 package.

Note:
If not used:
Signal:leave floating
Power: Floating

RK3588_S (HDMI2.1 TX)


RK3588_T (HDMI20 RX)

Note:
 The HDMI2.1 trace length is less than 100mm.
 The HDMI2.1 differential trace impedance is 100 OHM.



Note:
 The Caps to the left of green line should be placed under the U1000 package. Other caps should be placed close to the U1000 package.


Note:
 If not used:
 Signal: leave floating
 Power: Floating or tie to VSS



Note:
 If not used:
 Signal: leave floating
 Power: Floating

RK3588_N (PCIE20)


Note:
 If not used:
 Signal: leave floating
 Power: Floating



Note:
 The SATA differential trace impedance is 100 OHM
 The SATA trace length is less than 5 inch

RK3588_O (PCIE30)

Note:
 Only PCIe3.0 Controller 0
 support RC and EP, Other
 controller only support RC
 Mode.



Note:
 If Port0 and Port1 are not used,
 Port0 and Port1 REF_CLKP/N: Leave floating or tie to VSS
 Port0 and Port1 Other Signal: Leave floating
 Port0 and Port1 Power: Leave floating or tie to VSS


If Port0 is used, Port1 is not used,
 Port1 REF_CLKP/N: Leave floating or tie to VSS
 Port1 Other Signal: Leave floating
 Port1 Power: Must supply power

If Port1 is used, Port0 is not used,
 Port0 REF_CLKP/N: Leave floating or tie to VSS
 Port0 Other Signal: Leave floating
 Port0 Power: Must supply power

RK3588_J (VCCIO5 Domain)

U1000J


VCCIO5 Domain
Operating Voltage=1.8V/3.3V



RK3588_K (VCCIO6 Domain)

U1000K


VCCIO6 Domain
Operating Voltage=1.8V/3.3V



RK3588_I (VCCIO4 Domain)

U1000I

VCCIO4 Domain
Operating Voltage=1.8V/3.3V





PMIC RK806-1 BUCK

- PMIC_SPI_CS [6]
- PMIC_SPI_MOSI [6]
- PMIC_SPI_CLK [6]
- PMIC_PWR_CTRL1 [6]
- PMIC_PWR_CTRL2 [6]
- PMIC_PWR_CTRL3 [6]
- PMIC_INT_L [6]
- RESET_L [6.33]
- PWRON_L [33]

Default: 0.85V
Low frequency:
0.85V-->0.75V

LPDDR4/4x=1.1V	120K
LPDDR5=1.05V	110K

Default: 0.6V	20K	100K
LPDDR4/4x=0.6V	20K	100K
LPDDR5=0.5V	0R	DNP




IF TVS UNMOUNTED, ESD OR SURGE SHOULD BE DAMAGE THE PMIC!!!


This device must be mounted. Replacing TVS mode is not recommended, if must, please choose the same specifications
Operating Supply Voltage: +5.5V(5.25-6V)
Peak Pulse Current: >1A (tPulse/20us)
Surge Clamping Voltage: <6.5V

DO NOT DELETE IT!


PMIC RK806-1 Management




PMIC RK806-1 LDO




VDD_CPU_BIG0




VDD_CPU_BIG1







VDD_NPU



VCC_1V1_NLDO_S3



LPDDR4X



FRIENDLY ELEC


https://www.friendlyelec.com/

NanoPC-T6 Rev 2301


17 DRAM LPDDR4X_200P_2X32Gb

Date: Wednesday, April 12, 2023 Sheet: 17 / 34


EUI-48 Node Identity




RTC




microSD




USB 3.0 A



GPIO



IR Receiver



UART0	3.3V	GPIO	UART9	/	NC
UART1	/	NC			
UART2	3.3V	Debug Console			
UART3	3.3V	GPIO			
UART4	3.3V	GPIO			
UART5	/	NC			
UART6	3.3V	GPIO			
UART7	3.3V	GPIO			
UART8	3.3V	GPIO			

SPI0	3.3V	GPIO
SPI1	/	NC
SPI2	/	NC
SPI3	/	NC
SPI4	3.3V	GPIO

I2S0	1.8V	ALC5616 Codec
I2S1	/	NC
I2S2	3.3V	GPIO
I2S3	3.3V	GPIO

I2C0	3.3V	RK860-3 (CPU0), RK860-2 (CPU1)		
I2C1	/	NC		
I2C2	3.3V	RK860-2 (NPU)		
I2C3	1.8V	MIPI CSI 1		
I2C4	3.3V	MIPI DSI 2 Touch		
I2C5	3.3V	MIPI DSI 1 Touch		
I2C6	3.3V	24AA025E48T-I/OT, HYM8563TS, FUSB302MPX		
I2C7	1.8V	Codec, MIPI CSI 2		
I2C8	3.3V	GPIO		


CAN0	/	NC
CAN1	3.3V	GPIO
CAN2	/	NC

SPDIF0	/	NC
SPDIF1	/	NC


SDIO	/	NC
------	---	----

PWM0	/	NC	PWM9	3.3V	GPIO
PWM1	1.8V	FAN	PWM10	3.3V	GPIO
PWM2	3.3V	LCD BL PWM	PWM11	3.3V	LCD2 BL PWM
PWM3	3.3V	IR	PWM12	3.3V	GPIO
PWM4	3.3V	GPIO	PWM13	3.3V	GPIO
PWM5	3.3V	GPIO	PWM14	3.3V	GPIO
PWM6	/	NC	PWM15	3.3V	GPIO
PWM7	/	NC			
PWM8	/	NC			


Power IN




USB3.0 Type-C




2.5G Ethernet A




2.5G Ethernet B




eMMC




SPI Flash




HDMI RX




HDMI TX0




HDMI TX1





PCIe 3.0 REFCLK





M.2 PCIe 3.0 x4




miniPCIe for 4G LTE




M.2 Key E




Audio




Power On Sequence: (Sequentially turn on power pins)
 1. DVDD/AUDD/DACREF/CPVDD power supply on.
 2. MICVDD power supply on.
 3. Software starts to initialize ALC5616.




MIPI-CSI




MIPI-DSI




LEDs




Debug UART




5V FAN



Buttons



Holes



FRIENDLY ELEC
<https://www.friendlyelec.com/>
<https://wiki.friendlyelec.com/>

NanoPC-T6

Size	Page Name	Rev
A3	33.Debug UART/LED/Keys/FAN	2301
Date:	Wednesday, April 12, 2023	Sheet: 33/ 34

