



Power Tree



Power Sequence



Power Supply	PMIC Channel	Supply Limit	Power Name	Time Slot	Default Voltage	Default ON/OFF	Sleep ON/OFF	Peak Current	Sleep Current
VCC4V0_SYS	RK806-1_BUCK1	6.5A	VDD_GPU_S0	Slot:5	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK2	5A	VDD_CPU_LIT_S0	Slot:3	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK3	5A	VDD_LOG_S0	Slot:2	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK4	3A	VDD_VDENC_S0	Slot:5	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK5	2.5A	VDD_DDR_S0	Slot:2	0.85V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK6	2.5A	VDD2_DDR_S3	Slot:4	ADJ FB=0.5V	ON	ON	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK7	2.5A	VCC_2V0_PLDO_S3	Slot:1	2.0V	ON	ON	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK8	2.5A	VCC_3V3_S3	Slot:6	3.3V	ON	ON	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK9	2.5A	VDDQ_DDR_S0	Slot:6	ADJ FB=0.5V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK10	2.5A	VCC_1V8_S3	Slot:3	1.8V	ON	ON	TBD	TBD
VCC_2V0_PLDO	RK806-1_PLDO1	0.5A	VCCA_1V8_S0	Slot:3	1.8V	ON	OFF	TBD	TBD
	RK806-1_PLDO2	0.3A	VCC_1V8_S0	Slot:3	1.8V	ON	OFF	TBD	TBD
	RK806-1_PLDO3	0.3A	VDDA_1V2_S0	Slot:4	1.2V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_PLDO4	0.5A	VCCA_3V3_S0	Slot:6	3.3V	ON	OFF	TBD	TBD
	RK806-1_PLDO5	0.3A	VCCIO_SD_S0	Slot:6	3.3V	ON	OFF	TBD	TBD
	RK806-1_PLDO6	0.3A	VCCA1V8_PLDO6_S3	Slot:3	1.8V	ON	ON	TBD	TBD
VCC_1V1_NLDO	RK806-1_NLDO1	0.3A	VDD_0V75_S3	Slot:2	0.75V	ON	ON	TBD	TBD
	RK806-1_NLDO2	0.3A	VDDA_DDR_PLL_S0	Slot:2	0.85V	ON	OFF	TBD	TBD
	RK806-1_NLDO3	0.5A	VDDA_0V75_S0	Slot:2	0.75V	ON	OFF	TBD	TBD
VCC_1V1_NLDO	RK806-1_NLDO4	0.5A	VDDA_0V85_S0	Slot:2	0.85V	ON	OFF	TBD	TBD
	RK806-1_NLDO5	0.3A	VDD_0V75_S0	Slot:2	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	BUCK_RK860-2	6A	VDD_CPU_BIG0_S0	Slot:6A	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	BUCK_RK860-3	6A	VDD_CPU_BIG1_S0	Slot:6A	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	BUCK_RK860-2	6A	VDD_NPU_S0	Slot:6A	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	EXT_BUCK	2A	VCC_1V1_NLDO_S3	Slot:1	1.1V	ON	ON	TBD	TBD
VCC4V0_SYS	EXT_BUCK	2A	VDD2L_0V9_DDR_S3	Slot:5	0.9V	ON	ON	TBD	TBD
VCC4V0_SYS	EXT_BUCK	2.5A	VCC_3V3_SD_S0	Slot:6A	3.3V	ON	OFF	TBD	TBD
VCC_3V3_S3	EXT_BUCK	2A	VCC_1V2_CAM_S0	OFF	1.2V	OFF	OFF	TBD	TBD
VCC_3V3_S3	LDO_PT5108	0.5A	VCC_1V8_CAM_S0	OFF	1.8V	OFF	OFF	TBD	TBD
VCC_3V3_S3	LDO_PT5108	0.5A	VCC_2V8_CAM_S0	OFF	2.8V	OFF	OFF	TBD	TBD

IO Power Domain Map

IO Domain	Pin Num	Support IO Voltage	Supply Power Pin Name	Power Source	IO Operating Voltage
PMUIO1	Pin N28	1.8V Only	PMUIO1_1V8	VCC_1V8_S3	1.8V
PMUIO2	Pin R27 Pin P28	1.8V or 3.3V	PMUIO2_1V8 PMUIO2	VCC_1V8_S3 VCC_3V3_S3	3.3V
EMMCIO	Pin V26	1.8V Only	EMMCIO_1V8	VCC_1V8_S0	1.8V
VCCIO1	Pin G20	1.8V Only	VCCIO1_1V8	VCC_1V8_S0	1.8V
VCCIO2	Pin AA7 Pin Y7	1.8V or 3.3V	VCCIO2_1V8 VCCIO2	VCC_1V8_S0 VCC_IO_SD	1.8V/3.3V
VCCIO3	Pin Y26	1.8V Only	VCCIO3_1V8	VCC_1V8_S0	1.8V
VCCIO4	Pin H20 Pin H21	1.8V or 3.3V	VCCIO4_1V8 VCCIO4	VCC_1V8_S0 VCC_1V8_S0	1.8V
VCCIO5	Pin W25 Pin W26	1.8V or 3.3V	VCCIO5_1V8 VCCIO5	VCC_1V8_S0 VCC_3V3_S0	3.3V
VCCIO6	Pin AC25 Pin AC26	1.8V or 3.3V	VCCIO6_1V8 VCCIO6	VCC_1V8_S0 VCC_3V3_S0	3.3V






USB Controller Configure Table

Controller Name	Pin Name	Type-C Function	DPx4Lane Function		USB30 OTG-DPx2Lane Function		USB20 OTG-DPx2Lane Function		USB20 OTG-DPx4Lane Function	
			OPTION1	OPTION2	OPTION1	OPTION2	OPTION1	OPTION2	OPTION1	OPTION2
USB30 OTG0 Device or Host	TPPVC0_S0M0/DP0_ADM	TPPVC0_S0M1 TPPVC0_S0M2	DP0_ADM0 DP0_ADM0_DP0_ADM	DP0_ADM0 DP0_ADM0	DP0_ADM0 DP0_ADM0	DP0_ADM0 DP0_ADM0	DP0_ADM0 DP0_ADM0	DP0_ADM0 DP0_ADM0	DP0_ADM0 DP0_ADM0	DP0_ADM0 DP0_ADM0
	TPPVC0_S0M10/DP1_TX0P	TPPVC0_S0M11 TPPVC0_S0M1N	DP0_TX0P DP0_TX0P	DP0_TX2P TPPVC0_S0M11	DP0_TX2P TPPVC0_S0M11	DP0_TX0P DP0_TX0P	DP0_TX0P DP0_TX0P	DP0_TX0P DP0_TX0P	DP0_TX0P DP0_TX0P	DP0_TX2P DP0_TX2N
	TPPVC0_S0M110/DP1_TX1N	TPPVC0_S0M12	DP0_TX1P DP0_TX1P	DP0_TX3P TPPVC0_S0M12	DP0_TX3P TPPVC0_S0M12	DP0_TX1P DP0_TX1P	DP0_TX1P DP0_TX1P	DP0_TX1P DP0_TX1P	DP0_TX1P DP0_TX1P	DP0_TX3P DP0_TX3N
	TPPVC0_S0M20/DP1_ADM	TPPVC0_S0M21 TPPVC0_S0M2N	DP0_TX2P DP0_TX2P	DP0_TX0P DP0_TX0P	DP0_TX2P TPPVC0_S0M21	DP0_TX2P TPPVC0_S0M21	DP0_TX2P DP0_TX2P	DP0_TX2P DP0_TX2P	DP0_TX2P DP0_TX2P	DP0_TX0P TPPVC0_S0M21
	TPPVC0_S0M210/DP1_TX1N	TPPVC0_S0M22 TPPVC0_S0M2N	DP0_TX2P DP0_TX2P	DP0_TX0P DP0_TX0P	DP0_TX2P TPPVC0_S0M22	DP0_TX2P TPPVC0_S0M22	DP0_TX2P DP0_TX2P	DP0_TX2P DP0_TX2P	DP0_TX2P DP0_TX2P	DP0_TX0P TPPVC0_S0M22
USB20 OTG0 Device or Host	TPPVC0_S0M220/DP1_TX0P	TPPVC0_S0M23	DP0_TX0P DP0_TX0P	DP0_TX1P DP0_TX1P	DP0_TX0P DP0_TX0P	TPPVC0_S0M23	DP0_TX0P DP0_TX0P	DP0_TX0P DP0_TX0P	DP0_TX0P DP0_TX0P	DP0_TX1P DP0_TX1P
	TPPVC0_S0M230/DP1_TX1N	TPPVC0_S0M24	DP0_TX1P DP0_TX1P	DP0_TX2P DP0_TX2P	DP0_TX1P DP0_TX1P	TPPVC0_S0M24	DP0_TX1P DP0_TX1P	DP0_TX1P DP0_TX1P	DP0_TX1P DP0_TX1P	DP0_TX2P DP0_TX2P
	TPPVC0_S0M240/DP1_TX0P	TPPVC0_S0M25	DP0_TX2P DP0_TX2P	DP0_TX0P DP0_TX0P	DP0_TX2P TPPVC0_S0M25	DP0_TX2P TPPVC0_S0M25	DP0_TX2P DP0_TX2P	DP0_TX2P DP0_TX2P	DP0_TX2P DP0_TX2P	DP0_TX0P TPPVC0_S0M25
	TPPVC0_S0M250/DP1_ADM	TPPVC0_S0M26	DP0_TX2P DP0_TX2P	DP0_TX0P DP0_TX0P	DP0_TX2P TPPVC0_S0M26	DP0_TX2P TPPVC0_S0M26	DP0_TX2P DP0_TX2P	DP0_TX2P DP0_TX2P	DP0_TX2P DP0_TX2P	DP0_TX0P TPPVC0_S0M26
	TPPVC0_S0M260/DP1_TX1N	TPPVC0_S0M27	DP0_TX2P DP0_TX2P	DP0_TX0P DP0_TX0P	DP0_TX2P TPPVC0_S0M27	DP0_TX2P TPPVC0_S0M27	DP0_TX2P DP0_TX2P	DP0_TX2P DP0_TX2P	DP0_TX2P DP0_TX2P	DP0_TX0P TPPVC0_S0M27
USB30 OTG1 Device or Host	TPPVC1_S0M0/DP1_ADM	TPPVC1_S0M1 TPPVC1_S0M2	DP1_ADM0 DP1_ADM0_DP1_ADM	DP1_ADM0 DP1_ADM0	DP1_ADM0 DP1_ADM0	DP1_ADM0 DP1_ADM0	DP1_ADM0 DP1_ADM0	DP1_ADM0 DP1_ADM0	DP1_ADM0 DP1_ADM0	DP1_ADM0 DP1_ADM0
	TPPVC1_S0M10/DP1_TX0P	TPPVC1_S0M11 TPPVC1_S0M1N	DP1_TX0P DP1_TX0P	DP1_TX2P TPPVC1_S0M11	DP1_TX2P TPPVC1_S0M11	DP1_TX0P DP1_TX0P	DP1_TX0P DP1_TX0P	DP1_TX0P DP1_TX0P	DP1_TX0P DP1_TX0P	DP1_TX2P DP1_TX2N
	TPPVC1_S0M110/DP1_TX1N	TPPVC1_S0M12	DP1_TX1P DP1_TX1P	DP1_TX3P TPPVC1_S0M12	DP1_TX3P TPPVC1_S0M12	DP1_TX1P DP1_TX1P	DP1_TX1P DP1_TX1P	DP1_TX1P DP1_TX1P	DP1_TX1P DP1_TX1P	DP1_TX3P DP1_TX3N
	TPPVC1_S0M20/DP1_ADM	TPPVC1_S0M21 TPPVC1_S0M2N	DP1_TX2P DP1_TX2P	DP1_TX0P DP1_TX0P	DP1_TX2P TPPVC1_S0M21	DP1_TX2P TPPVC1_S0M21	DP1_TX2P DP1_TX2P	DP1_TX2P DP1_TX2P	DP1_TX2P DP1_TX2P	DP1_TX0P TPPVC1_S0M21
	TPPVC1_S0M210/DP1_TX1N	TPPVC1_S0M22 TPPVC1_S0M2N	DP1_TX2P DP1_TX2P	DP1_TX0P DP1_TX0P	DP1_TX2P TPPVC1_S0M22	DP1_TX2P TPPVC1_S0M22	DP1_TX2P DP1_TX2P	DP1_TX2P DP1_TX2P	DP1_TX2P DP1_TX2P	DP1_TX0P TPPVC1_S0M22
USB20 OTG1 Device or Host	TPPVC1_S0M220/DP1_TX0P	TPPVC1_S0M23	DP1_TX0P DP1_TX0P	DP1_TX1P DP1_TX1P	DP1_TX0P DP1_TX0P	TPPVC1_S0M23	DP1_TX0P DP1_TX0P	DP1_TX0P DP1_TX0P	DP1_TX0P DP1_TX0P	DP1_TX1P DP1_TX1P
	TPPVC1_S0M230/DP1_TX1N	TPPVC1_S0M24	DP1_TX1P DP1_TX1P	DP1_TX2P DP1_TX2P	DP1_TX1P DP1_TX1P	TPPVC1_S0M24	DP1_TX1P DP1_TX1P	DP1_TX1P DP1_TX1P	DP1_TX1P DP1_TX1P	DP1_TX2P DP1_TX2P
	TPPVC1_S0M240/DP1_TX0P	TPPVC1_S0M25	DP1_TX2P DP1_TX2P	DP1_TX0P DP1_TX0P	DP1_TX2P TPPVC1_S0M25	DP1_TX2P TPPVC1_S0M25	DP1_TX2P DP1_TX2P	DP1_TX2P DP1_TX2P	DP1_TX2P DP1_TX2P	DP1_TX0P TPPVC1_S0M25
	TPPVC1_S0M250/DP1_ADM	TPPVC1_S0M26	DP1_TX2P DP1_TX2P	DP1_TX0P DP1_TX0P	DP1_TX2P TPPVC1_S0M26	DP1_TX2P TPPVC1_S0M26	DP1_TX2P DP1_TX2P	DP1_TX2P DP1_TX2P	DP1_TX2P DP1_TX2P	DP1_TX0P TPPVC1_S0M26
	TPPVC1_S0M260/DP1_TX1N	TPPVC1_S0M27	DP1_TX2P DP1_TX2P	DP1_TX0P DP1_TX0P	DP1_TX2P TPPVC1_S0M27	DP1_TX2P				


Note:

DP Lane swap enable
0:lane0/1/2/3 TxData mapping to lane0/1/2/3 TX0P/N
1:lane0/1/2/3 TxData mapping to lane2/3/0/1 TX0P/N

USB30 HOST2	PCIE20_P_P0V/SATA30_P_P0V/OTG0_P_P0V		USB30_P_0STXP USB30_P_0STXN	USB30_P_0STXP USB30_P_0STXN	USB30_P_0STXP USB30_P_0STXN
	PCIE20_P_P0V/SATA30_P_P0V/OTG0_P_P0V		USB30_P_0STXP USB30_P_0STXN	USB30_P_0STXP USB30_P_0STXN	USB30_P_0STXP USB30_P_0STXN
	PCIE20_P_P0V/SATA30_P_P0V/OTG0_P_P0V		USB30_P_0STXP USB30_P_0STXN	USB30_P_0STXP USB30_P_0STXN	USB30_P_0STXP USB30_P_0STXN
	PCIE20_P_P0V/SATA30_P_P0V/OTG0_P_P0V		USB30_P_0STXP USB30_P_0STXN	USB30_P_0STXP USB30_P_0STXN	USB30_P_0STXP USB30_P_0STXN
	PCIE20_P_P0V/SATA30_P_P0V/OTG0_P_P0V		USB30_P_0STXP USB30_P_0STXN	USB30_P_0STXP USB30_P_0STXN	USB30_P_0STXP USB30_P_0STXN
USB20 HOST0	USB20_HOST0_DP USB20_HOST0_PN		USB20_HOST0_DP USB20_HOST0_PN		
	USB20_HOST1_DP USB20_HOST1_PN		USB20_HOST1_DP USB20_HOST1_PN		
USB20 HOST1	USB20_HOST1_DP USB20_HOST1_PN		USB20_HOST1_DP USB20_HOST1_PN		
	TPPVC1_USB20_OTG_DP TPPVC1_USB20_OTG_PN		TPPVC1_USB20_OTG_DP TPPVC1_USB20_OTG_PN		



PCIe/SATA Connector Diagram



PCIe Controller Configure Table

Controller Name	Data & Clk Lane Configure			Control GPIO
	OPTION	CLK LANE	DATA LANE	
PCIE30X4 RC & EP	OPTION1	PCIE30_PORT0_REF_CLKP PCIE30_PORT0_REF_CLKN	PCIE30_PORT0_TX0 PCIE30_PORT0_RX0	PCIE30X4_CLKREQ_M* PCIE30X4_WAKEN_M* PCIE30X4_PERSTN_M* PCIE30X4_BUTTON_RSTN
	OPTION2	PCIE30_PORT0_REF_CLKP PCIE30_PORT0_REF_CLKN	PCIE30_PORT0_TX0 PCIE30_PORT0_TX1 PCIE30_PORT0_RX1	
	OPTION3	PCIE30_PORT0_REF_CLKP PCIE30_PORT0_REF_CLKN PCIE30_PORT1_REF_CLKP PCIE30_PORT1_REF_CLKN	PCIE30_PORT0_TX0 PCIE30_PORT0_RX0 PCIE30_PORT1_TX0 PCIE30_PORT1_RX0 PCIE30_PORT1_TX1 PCIE30_PORT1_RX1	
PCIE30X2 RC	OPTION1	PCIE30_PORT1_REF_CLKP PCIE30_PORT1_REF_CLKN	PCIE30_PORT1_TX0 PCIE30_PORT1_RX0	PCIE30X2_CLKREQ_M* PCIE30X2_WAKEN_M* PCIE30X2_PERSTN_M* PCIE30X2_BUTTON_RSTN
	OPTION2	PCIE30_PORT1_REF_CLKP PCIE30_PORT1_REF_CLKN	PCIE30_PORT1_TX0 PCIE30_PORT1_TX1 PCIE30_PORT1_RX1	
PCIE30X1_0 RC	OPTION1	PCIE30_PORT0_REF_CLKP PCIE30_PORT0_REF_CLKN	PCIE30_PORT0_TX1 PCIE30_PORT0_RX1	PCIE30X1_0_CLKREQ_M* PCIE30X1_0_WAKEN_M* PCIE30X1_0_PERSTN_M* PCIE30X1_0_BUTTON_RSTN
PCIE30X1_1 RC	OPTION1	PCIE30_PORT1_REF_CLKP PCIE30_PORT1_REF_CLKN	PCIE30_PORT1_TX1 PCIE30_PORT1_RX1	PCIE30X1_1_CLKREQ_M* PCIE30X1_1_WAKEN_M* PCIE30X1_1_PERSTN_M* PCIE30X1_1_BUTTON_RSTN
	OPTION2	PCIE30_PORT1_REF_CLKP PCIE30_PORT1_REF_CLKN	PCIE30_PORT1_TX1 PCIE30_PORT1_TX2 PCIE30_PORT1_RX2	
PCIE20X1_2 RC	OPTION1	PCIE20_0_REF_CLKP PCIE20_0_REF_CLKN	PCIE20_0_TXP PCIE20_0_TXN PCIE20_0_RXP PCIE20_0_RXN	PCIE20X1_2_CLKREQ_M* PCIE20X1_2_WAKEN_M* PCIE20X1_2_PERSTN_M* PCIE20X1_2_BUTTON_RSTN


Note: PCIE30_PORT*_REF_CLKP/N is input gpio

Note: M*=Mean to M0 or M1, It's the same source, Just multiplex to M0 or M1. So, Only use one at the same time.


PCIe/SATA Function Combination


Function Combination				
Function Item	PCIEX4	PCIEX2	PCIEX1	SATA
Option1	1(DM)	0	3(RC)	0
Option2	1(DM)	0	2(RC)	1
Option3	1(DM)	0	1(RC)	2
Option4	1(DM)	0	0	3
Option5	0	1(DM)+1(RC)	3(RC)	0
Option6	0	1(DM)+1(RC)	2(RC)	1
Option7	0	1(DM)+1(RC)	1(RC)	2
Option8	0	1(DM)+1(RC)	0	3
Option9	0	1(DM)	4(RC)	1
Option10	0	1(DM)	3(RC)	2
Option11	0	1(DM)	2(RC)	3
Option12	0	0	1(DM)+4(RC)	2
Option13	0	0	1(DM)+3(RC)	3

PCIe3.0 REFCLK



PCIe2.0 REFCLK





Note:
The Caps between green line and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package

U1000Z

H28

H51

J27

J88

J85

J52

K26

K31

K32

L26

L31

M26

M32

N12

AA6

AA10

AB6

AB17

AB18

AB19

AC5

AC8

AC10

AD5

AD8

AD10

AE7

AE17

AF4

AF7

AF11

AF13

AF14

AF15

AF16

AF21

AG4

AG6

AG7

AG10

AG12

AG13

AG18

AG21

AG22

AG24

AG25

AH6

AH11

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

AH55

A

RK3588_E (OSC/PLL/PMUIO1/2)


Note:
Adjusted the load capacitance according to the crystal specification


The CL is the load capacitance of the crystal that is recommended by the crystal vendors to obtain target clock frequency.

$CL = \{CL1 * CL2 / (CL1 + CL2)\} + PCB \text{ strays}$
Total CL<=12pF


Note:
The Caps between green line and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package

RK3588_F (PMUIO2)







RK3588_C (EMMCIO Domain)



RK3588_D (VCCIO2 Domain)




RK3588_M (TYPEC/DP)



USB30/DP1.4 Alt Mode Configuration

Option1	DP x4Lane	DP_TX_Lane0-3
Option2	USB30 x4Lane	DP_TX_Lane0-3
Option3	USB30X2Lane+DPX2Lane	USB30: Lane0 Lane1 DP: Lane2 Lane3
Option4	USB30X2Lane+DPX2Lane	USB30: Lane2 Lane3 DP: Lane0 Lane1

RK3588_L (USB2.0 HOST/OTG)



Note:
TYPEC0_USB20_OTG:
 DP/DM: Must used for download
 ID: According to demand, if not used, Leave floating
 VBUSDET: Must provide
 REXT: 200ohm 1% resistor must be connected externally
 Power: Must supply power

TYPEC1_USB20_OTG:
 If not used:
 DP/DM: Leave floating
 ID: Leave floating
 VBUSDET: Leave floating
 REXT: Leave floating


USB20_HOST0/USB20_HOST1:
 If not used:
 DP/DM: Leave floating
 ID: Leave floating
 REXT: Leave floating

Note:
 The USB20_VBUSDET pin internal has a pull-down resistance(40K ohm) to ground, The resistance creates a voltage with the external series 30K ohm resistor. The VBUSDET pin voltage range <=3.3V.


RK3588_G (VCCIO1 Domain)

U1000G

VCCIO1 Domain
Operating Voltage=1.8V




RK3588



RK3588_H (VCCIO3 Domain)

U1000H

VCCIO3 Domain
Operating Voltage=1.8V




RK3588

RK3588_U (SARADC/OTP)

U1000U

SARADC
12-bit 1MS/s




BOOT MODE CONFIG

TABLE 1

Item	Rup	Rdown	ADC	VOL	BOOT MODE
LEVEL1	DNP	100K	0	0V	USB (Maskrom mode)
LEVEL2	100K	20K	682	0.3V	SD Card-USB
LEVEL3	100K	51K	1365	0.6V	EMMC-USB
LEVEL4	100K	100K	2047	0.9V	FSPI M0-USB
LEVEL5	100K	200K	2730	1.2V	FSPI M1-USB
LEVEL6	100K	499K	3412	1.5V	FSPI M2-USB
LEVEL7	100K	DNP	4095	1.8V	FSPI M2-FSPI M1-FSPI M0 -EMMC-SD Card-USB


BOARD ID CONFIG



U1000Q


MIPI CPHY Single:
50 Ohm +/-10%

MIPI D/C-PHY DSI TX Port1



Note:
If not used:
Signal: leave floating
Power: Floating

01000P



Note:

When in single clock lane mode, CLKOP/ON is the clock lane from Data lane0 to Data lane3, but clock lane1 is invalid; In dual clock lanes mode, CLKOP/ON is the clock lane of Data lane0 and Data lane1, while CLKIP/IN is the clock lane of Data lane2 and Data lane3.

Note:
If not used:
Signal: leave floating
Power: Floating


RK3588_S (HDMI2.1 TX)

RK3588_T (HDMI20 RX)

U1000S

HDMI TX/eDP MUX Port0


HDMI:V2.1 12Gbps
eDP: V1.3 5.4Gbps



HDMI2.1_TX
100 Ohm +-10%

HDMI TX/eDP MUX Port1

HDMI:V2.1 12Gbps
eDP: V1.3 5.4Gbps



RK3588

Note:

The Caps to the left of green line should be placed under the U1000 package. Other caps should be placed close to the U1000 package.


Note:

If not used:
Signal: leave floating
Power: Floating or tie to VSS

U1000T

HDMI RX

HDMI:V2.0



HDMI20_RX
100 Ohm +-10%

Note:


If not used:
Signal: leave floating
Power: Floating

RK3588 N (PCIe20)

Note:

```
If not used:
Signal:leave floating
Power: Floating
```

U1000M



Note:


The SATA differential trace impedance is 100 OHM
The SATA trace length is less than 5 inch

RK3588 O (PCI-E30)

Note:

```
Only PCIE3.0 Controller 0
support RC and EP,Other
controller only support RC
Mode.
```

U1000O




RK3588

Note:

If Port0 and Port1 are not used,
 Port0 and Port1 REF_CLKP/N: Leave floating or tie to VSS
 Port0 and Port1 Other Signal: Leave floating
 Port0 and Port1 Power: Leave floating or tie to VSS

If Port0 is used ,Port1 is not used,
Port1 REF_CLKP/N: Leave floating or tie to VSS
Port1 Other Signal: Leave floating
Port1 Power: Must supply power

If Port1 is used ,Port0 is not used,
Port0 REF_CLKP/N: Leave floating or tie to VSS
Port0 Other Signal: Leave floating
Port0 Power: Must supply power




VCCIO5 Domain									
Operating Voltage=1.8V/3.3V									
PNM0 MD	/ SPI0 MISO M1	/	/ I2C4 SDA M4	/ FSPI D0 M2	/ I2S3 MCLK	/ SDO0 D0 M1	/ GMAC1 TX02	/	GPIO3_A0_U
AUDIOD_LN	/ SPI0 MOSI M1	/ PNM11 TR M0	/ I2C4 SCL M4	/ FSPI D1 M2	/ I2S3 SCLK	/ SDO0 D1 M1	/ GMAC1 TX03	/	GPIO3_A1_U
AUDIOD_LP	/ SPI4 CLK M1	/ UART8 TX M1	/	/ FSPI D2 M2	/ I2S3 LACK	/ SDO0 D2 M1	/ GMAC1 RX02	/	GPIO3_A2_U
AUDIOD_RN	/ SPI4 CS0 M2	/ UART8 RX M1	/	/ FSPI D3 M2	/ I2S3 SDO	/ SDO0 D3 M1	/ GMAC1 RX03	/	GPIO3_A3_U
AUDIOD_RP	/ SPI4 CS1 M2	/ UART9 RTSN M1	/ I2C4 SDA M2	/ FSPI CLK M2	/	/ SDO0 CS0 M1	/ GMAC1 TX04	/	GPIO3_A4_U
	/ MIP1 CAMERA0 CLK M1	/ UART9 CTSN M1	/ I2C4 SDA M2	/ FSPI CLK M2	/	/ SDO0 CLK M1	/ GMAC1 RX04	/	GPIO3_A5_U
	/ MIP1 CAMERA1 CLK M1	/	/ I2C4 SCL M0	/	/	/	/ ETB1 MIFCLAP_25M	/	GPIO3_A6_U
PNM8 MD	/ MIP1 CAMERA0 CLK M1	/	/	/	/	/	/ GMAC1 RX00	/	GPIO3_A7_U
PNM9 MD	/ MIP1 CAMERA3 CLK M1	/	/	/	/	/	/ GMAC1 CLK0	/	GPIO3_B0_U
PNM2 MD	/ MIP1 CAMERA3 CLK M1	/ UART2 TX M2	/	/	/	/	/ GMAC1 RX01_CSE	/	GPIO3_B1_U
	/	/ UART2 RX M2	/	/	/ I2S2 SCL M1	/	/	/	GPIO3_B2_U
	/	/ UART2 RTSN	/	/	/ I2S2 SDO M1	/	/ GMAC1 TX00	/	GPIO3_B3_U
	/	/ UART2 CTSN	/	/	/ I2S2 MCLK M1	/	/ GMAC1 TX01	/	GPIO3_B4_U
PNM12 MD	/ CAN1 RX M0	/ UART3 TX M1	/	/	/ I2S2 SCLK M1	/	/ GMAC1 TXEN	/	GPIO3_B5_U
PNM13 MD	/ CAN1 TX M0	/ UART3 RX M1	/	/	/ I2S2 LACK M1	/	/ GMAC1 MIFCINHOUT	/	GPIO3_B6_U
	/	/ I2C1 SCL M0	/ SPI1 MOSI M0	/ HMT1 TX0 SCL M1	/	/	/ GMAC1 PFM M0_CSE	/	GPIO3_B7_U
	/	/ UART7 TX M1	/ I2C1 SDA M1	/ SPI1 MISO M1	/	/	/ GMAC1 PFMRTN	/	GPIO3_C0_U
	/ RCI0SDA BUTTON BATH	/ UART7 RX M1	/	/ SPI1 CLK M1	/	/	/ GMAC1 PFMCLK	/	GPIO3_C1_U
PNM14 MD	/	/ UART7 RTSN M1	/ I2C1 SCL M4	/ SPI1 CS0 M1	/	/ MIP2 TX0	/ GMAC1 MD0	/	GPIO3_C2_U
PNM15 TR MD	/	/ UART7 CTSN M1	/ I2C4 SDA M2	/ SPI1 CS1 M1	/	/ MIP1 TX0	/ GMAC1 MD0	/	GPIO3_C3_U
CAN2 RX M0	/ RCI0SDA CLERK00 M2	/ UART5 TX M1	/ FSPI CS0 M2	/ SPI3 CS0 M3	/ HMT1 TX0 CS0 M1	/	/ CIF D8	/	GPIO3_C4_U
	/ RCI0SDA WARM0 M2	/ UART5 RX M1	/ FSPI CS1 M2	/ SPI3 CS1 M3	/ HMT1 TX0 SDA M1	/	/ CIF D9	/	GPIO3_C5_U
	/ RCI0SDA PERST0 M2	/	/	/ SPI3 MISO M3	/ HMT1 TX0 SCL M1	/	/ CIF D10	/	GPIO3_C6_U
	/ RCI0SDA 2 CLERK00 M3	/	/ I2C1 SCL M0	/ SPI3 MOSI M3	/ HMT1 TX0 SCL M2	/	/ CIF D11	/	GPIO3_C7_U
PNM6 MD	/ RCI0SDA 2 WARM0 M3	/ UART4 RX M1	/ I2C1 SDA M0	/ SPI3 CS2 M3	/ HMT1 TX0 SDA M2	/	/ CIF D12	/	GPIO3_D0_U
PNM9 MD	/ RCI0SDA 2 PERST0 M3	/ UART4 TX M1	/	/ SPI0 MISO M3	/ HMT1 RX0 CS0 M1	/	/ CIF D13	/	GPIO3_D1_U
	/ RCI0SDA CLERK00 M3	/ UART9 RTSN M2	/ I2C1 SCL M0	/ SPI0 MOSI M3	/ HMT1 RX0 SCL M1	/	/ CIF D14	/	GPIO3_D2_U
	/ RCI0SDA WARM0 M3	/ UART9 CTSN M2	/ I2C1 SDA M0	/ SPI0 CS1 M3	/ HMT1 RX0 SDA M1	/	/ CIF D15	/	GPIO3_D3_U
	/ RCI0SDA PERST0 M3	/ UART9 RX M2	/	/ SPI0 CS0 M3	/ HMT1 RX0 WPOUT0 M1	/ HMT1 TX0 SPD M1	/ MCU_TTAG_TX0 M1	/	GPIO3_D4_U
	/ RCI0SDA BUTTON BATH	/ UART9 TX M2	/	/ SPI0 CS1 M3	/ DPL_NPDM M0	/	/ MCU_TTAG_TX0 M1	/	GPIO3_D5_U


VCCIO5_v18

VCCIO5


RC3588

[illegible]


PMIC RK806-1 BUCK




PMIC RK806-1 Managerment




PMIC RK806-1 LDO




VDD_CPU_BIG0




VDD_CPU_BIG1





VDD_NPU




VCC_1V1_NLDO_S3




LPDDR4X




EUI-48 Node Identity




RTC




microSD




USB 3.0 A



GPIO



IR Receiver



UART0	3.3V	GPIO	UART9	/	NC
UART1	/	NC			
UART2	3.3V	Debug Console			
UART3	3.3V	GPIO			
UART4	3.3V	GPIO			
UART5	/	NC			
UART6	3.3V	GPIO			
UART7	3.3V	GPIO			
UART8	3.3V	GPIO			

SPI0	3.3V	GPIO
SPI1	/	NC
SPI2	/	NC
SPI3	/	NC
SPI4	3.3V	GPIO

I2S0	1.8V	ALC5616 Codec
I2S1	/	NC
I2S2	3.3V	GPIO
I2S3	3.3V	GPIO

I2C0	3.3V	RK860-3 (CPU0), RK860-2 (CPU1)
I2C1	/	NC
I2C2	3.3V	RK860-2 (NPU)
I2C3	1.8V	MIPI CSI 1
I2C4	3.3V	MIPI DSI 2 Touch
I2C5	3.3V	MIPI DSI 1 Touch
I2C6	3.3V	24AA025E48T-1/IOT, HYM8563TS, FUSB302M
I2C7	1.8V	Codec, MIPI CSI 2
I2C8	3.3V	GPIO


CAN0	/	NC
CAN1	3.3V	GPIO
CAN2	/	NC

SPDIF0	/	NC
SPDIF1	/	NC









SDIO	/	NC
------	---	----

PWM0	/	NC	PWM9	3.3V	GPIO
PWM1	1.8V	FAN	PWM10	3.3V	GPIO
PWM2	3.3V	LCD BL FWM	PWM11	3.3V	LCD2 BL P
PWM3	3.3V	IR	PWM12	3.3V	GPIO
PWM4	3.3V	GPIO	PWM13	3.3V	GPIO
PWM5	3.3V	GPIO	PWM14	3.3V	GPIO
PWM6	/	NC	PWM15	3.3V	GPIO
PWM7	/	NC			
PWM8	/	NC			


Power IN




USB3.0 Type-C




2.5G Ethernet A





2.5G Ethernet B




eMMC




SPI Flash




HDMI RX




HDMI TX0




HDMI TX1






PCIe 3.0 REFCLK






M.2 PCIe 3.0 x4




miniPCIE for 4G LTE




M.2 Key E





Audio




MIPI-CSI




MIPI-DSI




LEDs




5V FAN



Debug UART



Buttons



Holes

