




# NanoPi Zero2



# RK3528A Power Tree -DiscretePower



# DiscretePower Power Sequence




Power Supply	EXT BUCK&LDO	Supply Limit	Power Name	Time Slot	Default Voltage	Default ON/OFF	Sleep ON/OFF	Peak Current	Sleep Current
VCC5V0_SYS	BUCK1	2.0A	VDD_LOGIC VDD_GPU	Slot:1	0.9V	ON	ON	TBD	TBD
VCC5V0_SYS	BUCK2	2.0A	VDD_ARM	Slot:1	0.95V	ON	ON	TBD	TBD
VCC5V0_SYS	LDO1	0.3A	VDD_0V9	Slot:1	0.9V	ON	ON	TBD	TBD
VCC_3V3	LDO2	1.0A	VCC_1V8	Slot:2	1.8V	ON	ON	TBD	TBD
VCC5V0_SYS	BUCK3	2.0A	VCC_3V3	Slot:2	3.3V	ON	ON	TBD	TBD
VCC5V0_SYS	BUCK4	2.0A	VCC_DDR	Slot:2	ADJ FB=0.6V	ON	ON	TBD	TBD
USB-C DCIN	/	3.0A	VCC5V0_SYS	Slot:0	5.0V	ON	ON	TBD	TBD

## IO Power Domain Map

IO Domain	Pin Num	Support IO Voltage		Actual assigned IO Domain Voltage			Notes
		3.3V	1.8V	Supply Power Net Name	Power Source	Voltage	
PMUIO	Pin 1J13	✓	✗	VCCIO_PMU	VCC_3V3	3.3V	
VCCIO0	Pin 1N6	✓	✓	VCCIO0	VCCIO_WL	1.8V	
VCCIO1	Pin 1P8	✓	✓	VCCIO1	VCCIO_FLASH	1.8V/3.3V	Select as required
VCCIO2	Pin 1B14	✓	✓	VCCIO2	VCCIO_SD	1.8V/3.3V	SD3.0 Voltage=1.8V SD2.0 Voltage=3.3V 3.3V-->1.8V
VCCIO3	Pin 1M13	✓	✓	VCCIO3	VCC_1V8 VCC_3V3	1.8V 3.3V	Select as required
VCCIO4	Pin 1J3	✓	✓	VCCIO4	VCC_3V3	3.3V	

# USB3/PCIE Fun Map


## Case1: USB2.0 OTG0 + PCIE2.0 x1 Lane




**Note 1:**  
 USB3.0 OTG is backward compatible with USB2.0, it needs to occupy the USB2.0 OTG signal pair.

**Note 2:**  
 MULTI PHY can be configured for PCIE2.0 or USB3.0 interface. PCIE2.0 only work in RC mode, and support both internal/external clock.


## Case2: USB3.0 OTG0




## PCIE2.0 REFCLK



## USB2.0 HOST1



# RK3528A\_N (POWER)





Caps should be placed under the U1000 package

Caps should be placed close to the U1000 package


**Note:**  
Caps of between dashed green lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package

# RK3528A\_O/P/Q (GND)




**Note:**  
Caps of between dashed green lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package

# RK3528A\_A (DDR PHY)




**Note:**  
Caps of between dashed green lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package

# RK3528A\_E (VCCIO1 Domain)




**Note:**  
Caps of between dashed green lines and U1000 should be placed under the U1000 package.  
Other caps should be placed close to the U1000 package

# RK3528A\_I (USB2.0 OTG/HOST)




**Note:**  
Caps of between dashed green lines and U1000 should be placed under the U1000 package.  
Other caps should be placed close to the U1000 package

# RK3528A\_F (VCCIO2 Domain)




**Note:**  
Caps of between dashed green lines and U1000 should be placed under the U1000 package.  
Other caps should be placed close to the U1000 package

# RK3528A\_J (PCIE2.0/U3 PHY)



**Note:**  
Caps of between dashed green lines and U1000 should be placed under the U1000 package.  
Other caps should be placed close to the U1000 package

# RK3528A\_C (Saradc/OTP)




**Note:**  
Caps of between dashed green lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package

TABLE


Item	Rup	Rdown	ADC	BOOT MODE
LEVEL1	DNP	100K	0	USB (Maskrom mode)
LEVEL2	100K	12K	114	
LEVEL3	100K	27K	228	FSPI--USB
LEVEL4	100K	51K	342	
LEVEL5	100K	82K	456	
LEVEL6	100K	120K	570	EMMC--USB
LEVEL7	100K	200K	683	EMMC--SD Card--USB
LEVEL8	100K	330K	796	SD Card--USB
LEVEL9	100K	820K	910	
LEVEL10	100K	DNP	1023	FSPI--EMMC--SD Card--USB

# RK3528A\_M (Acodec/VDAC)



**Note:**  
Caps of between dashed green lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package


# RK3528A\_K (Embed FEPHY)








# RK3528A\_L (HDMI PHY)



**Note:**  
Caps of between dashed green lines and U1000 should be placed under the U1000 package.  
Other caps should be placed close to the U1000 package


# RK3528A\_D (VCCIO0 Domain)






# VCC5V0\_SYS-->VDD\_LOGIC

## Step 1



# VCC5V0\_SYS-->VDD\_ARM


## Step 1



# VCC5V0\_SYS-->VDD\_0V9

## Step 1


Note:  
When LAYOUT, a star must be used,  
Branch to each load



# VCC\_3V3->VCC\_1V8


## Step 2

Note:  
When LAYOUT, a star must be used,  
Branch to each load




# VCC5V0\_SYS-->VCC\_3V3

## Step 2



# VCC5V0\_SYS-->VCC\_DDR

## Step 2



DDR4	1.20V	100K	1%
LPDDR4/4x	1.10V	84.5K	1%
DDR3	1.5V	150K	1%
DDR3L	1.35V	127K	1%
LPDDR3	1.25V	110K	1%


**FRIENDLY ELEC**  
<https://www.friendlyelec.com/>  
<https://wiki.friendlyelec.com/>

**NanoPi Zero2**


Size	Page Name	Rev
A3	12.Power-DiscretePower	2407

Date: Monday, July 22, 2024 Sheet: 12/ 16


# VIN-1 USB-C, VCC5V0\_SYS




# VIN-2, Bebug UART



# RTC IC







# LEDs




# microSD

SDIO2.0 SDMMC0\_VOL\_CTRL=H VCCIO\_SD=3.3V(Default)  
SDIO3.0 SDMMC0\_VOL\_CTRL=L VCCIO\_SD=1.8V







# eMMC Socket




# Buttons



# M.2 Key-E PCIe WiFi




# USB2.0



**FRIENDLY ELEC**  
<https://www.friendlyelec.com/>  
<https://wiki.friendlyelec.com/>

<b>NanoPi Zero2</b>		Rev 2407
Size A3	Page Name 15_eMMC/M2/Buttons/USB	
Date: Monday, July 22, 2024	Sheet: 15/ 16	

# GPIO



**TABLE**

<b>GPIOs</b>	<b>Alt Functions</b>		<b>Level</b>
GPIO4_A0	SPDIF_TX_M0		3.3V
GPIO4_A4	UART1_CTSN	I2S1_MCLK	3.3V
GPIO4_A5	UART1_RTSN	I2S1_SCLK	3.3V
GPIO4_A6	UART1_TX_M0	I2S1_LRCK	3.3V
GPIO4_A7	UART1_RX_M0	I2S1_SDO0	3.3V
GPIO4_B4		I2S1_SDI0	3.3V
GPIO4_C3	PWM0_M0		3.3V
GPIO4_C6	PWM3_M0		3.3V
GPIO1_C1	SPI1_CSNO		3.3V
GPIO1_C2	SPI1_CSN1		3.3V
GPIO1_B6	SPI1_CLK	I2S0_LRCK_M1	3.3V
GPIO1_B7	SPI1_MOSI	I2S0_SDI_M1	3.3V
GPIO1_C0	SPI1_MISO	I2S0_SDO_M1	3.3V
GPIO1_B4		I2S0_MCLK_M1	3.3V
GPIO1_B5		I2S0_SCLK_M1	3.3V
GPIO1_B2	I2C5_SCL_M0*	UART7_TX_M1	3.3V
GPIO1_B3	I2C5_SDA_M0*	UART7_RX_M1	3.3V

\* An external 2.2K pull-up resistor is required.