



Power Tree



Power Sequence



Power Supply	PMIC Channel	Supply Limit	Power Name	Time Slot	Default Voltage	Default ON/OFF	Sleep ON/OFF	Peak Current	Sleep Current
VCC4V0_SYS	RK806-1_BUCK1	6.5A	VDD_GPU_S0	Slot:5	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK2	5A	VDD_CPU_LIT_S0	Slot:3	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK3	5A	VDD_LOG_S0	Slot:2	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK4	3A	VDD_VDENC_S0	Slot:5	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK5	2.5A	VDD_DDR_S0	Slot:2	0.85V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK6	2.5A	VDD2_DDR_S3	Slot:4	ADJ FB=0.5V	ON	ON	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK7	2.5A	VCC_2V0_PLDO_S3	Slot:1	2.0V	ON	ON	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK8	2.5A	VCC_3V3_S3	Slot:6	3.3V	ON	ON	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK9	2.5A	VDDQ_DDR_S0	Slot:6	ADJ FB=0.5V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK10	2.5A	VCC_1V8_S3	Slot:3	1.8V	ON	ON	TBD	TBD
VCC_2V0_PLDO	RK806-1_PLDO1	0.5A	VCCA_1V8_S0	Slot:3	1.8V	ON	OFF	TBD	TBD
VCC_2V0_PLDO	RK806-1_PLDO2	0.3A	VCC_1V8_S0	Slot:3	1.8V	ON	OFF	TBD	TBD
VCC_2V0_PLDO	RK806-1_PLDO3	0.3A	VDDA_1V2_S0	Slot:4	1.2V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_PLDO4	0.5A	VCCA_3V3_S0	Slot:6	3.3V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_PLDO5	0.3A	VCCIO_SD_S0	Slot:6	3.3V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_PLDO6	0.3A	VCCA1V8_PLDO6_S3	Slot:3	1.8V	ON	ON	TBD	TBD
VCC_1V1_NLDO	RK806-1_NLDO1	0.3A	VDD_OV75_S3	Slot:2	0.75V	ON	ON	TBD	TBD
VCC_1V1_NLDO	RK806-1_NLDO2	0.3A	VDDA_DDR_PLL_S0	Slot:2	0.85V	ON	OFF	TBD	TBD
VCC_1V1_NLDO	RK806-1_NLDO3	0.5A	VDDA_OV75_S0	Slot:2	0.75V	ON	OFF	TBD	TBD
VCC_1V1_NLDO	RK806-1_NLDO4	0.5A	VDDA_OV85_S0	Slot:2	0.85V	ON	OFF	TBD	TBD
VCC_1V1_NLDO	RK806-1_NLDO5	0.3A	VDD_OV75_S0	Slot:2	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	BUCK_RK860-2	6A	VDD_CPU_BIG0_S0	Slot:6A	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	BUCK_RK860-3	6A	VDD_CPU_BIG1_S0	Slot:6A	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	BUCK_RK860-2	6A	VDD_NPU_S0	Slot:6A	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	EXT BUCK	2A	VCC_1V1_NLDO_S3	Slot:1	1.1V	ON	ON	TBD	TBD
VCC4V0_SYS	EXT BUCK	2A	VDD2L_OV9_DDR_S3	Slot:5	0.9V	ON	ON	TBD	TBD
VCC4V0_SYS	EXT BUCK	2.5A	VCC_3V3_SD_S0	Slot:6A	3.3V	ON	OFF	TBD	TBD
VCC_3V3_S3	EXT_BUCK	2A	VCC_1V2_CAM_S0	OFF	1.2V	OFF	OFF	TBD	TBD
VCC_3V3_S3	LDO_PT5108	0.5A	VCC_1V8_CAM_S0	OFF	1.8V	OFF	OFF	TBD	TBD
VCC_3V3_S3	LDO_PT5108	0.5A	VCC_2V8_CAM_S0	OFF	2.8V	OFF	OFF	TBD	TBD

IO Power Domain Map


IO Domain	Pin Num	Support IO Voltage	Supply Power Pin Name	Power Source	IO Operating Voltage
PMUIO1	Pin N28	1.8V Only	PMUIO1_1V8	VCC_1V8_S3	1.8V
PMUIO2	Pin R27 Pin P28	1.8V or 3.3V	PMUIO2_1V8 PMUIO2	VCC_1V8_S3 VCC_3V3_S3	3.3V
EMMCIO	Pin V26	1.8V Only	EMMCIO_1V8	VCC_1V8_S0	1.8V
VCCIO1	Pin G20	1.8V Only	VCCIO1_1V8	VCC_1V8_S0	1.8V
VCCIO2	Pin AA7 Pin Y7	1.8V or 3.3V	VCCIO2_1V8 VCCIO2	VCC_1V8_S0 VCC_IO_SD	1.8V/3.3V
VCCIO3	Pin Y26	1.8V Only	VCCIO3_1V8	VCC_1V8_S0	1.8V
VCCIO4	Pin H20 Pin H21	1.8V or 3.3V	VCCIO4_1V8 VCCIO4	VCC_1V8_S0 VCC_1V8_S0	1.8V
VCCIO5	Pin W25 Pin W26	1.8V or 3.3V	VCCIO5_1V8 VCCIO5	VCC_1V8_S0 VCC_3V3_S0	3.3V
VCCIO6	Pin AC25 Pin AC26	1.8V or 3.3V	VCCIO6_1V8 VCCIO6	VCC_1V8_S0 VCC_3V3_S0	3.3V

USB Controller Configure Table


Controller Name	Pin Name	Type-C Function	DPx4Lane Function		USB30 OTG+DPx2Lane Function				USB20 OTG+DPx4Lane Function						
			OPTION1	OPTION2	OPTION1	OPTION2	OPTION1	OPTION2	OPTION1	OPTION2	OPTION1	OPTION2			
USB30 OTG0 Device or Host	TYPEC0_SBU1/DP0_AUX	TYPEC0_SBU1	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX
	TYPEC0_SBU2/DP0_AUX	TYPEC0_SBU2	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX
	TYPEC0_SSRX1/DP0_TX0	TYPEC0_SSRX1P	DP0_TX0	DP0_TX0	DP0_TX0	DP0_TX0	DP0_TX0	DP0_TX0	DP0_TX0	DP0_TX0	DP0_TX0	DP0_TX0	DP0_TX0	DP0_TX0	DP0_TX0
	TYPEC0_SSRX2/DP0_TX1	TYPEC0_SSRX2P	DP0_TX1	DP0_TX1	DP0_TX1	DP0_TX1	DP0_TX1	DP0_TX1	DP0_TX1	DP0_TX1	DP0_TX1	DP0_TX1	DP0_TX1	DP0_TX1	DP0_TX1
USB20 OTG0 Device or Host	TYPEC0_SBU1/DP0_AUX	TYPEC0_SBU1	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX
	TYPEC0_SBU2/DP0_AUX	TYPEC0_SBU2	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX
	TYPEC0_SSRX1/DP0_TX0	TYPEC0_SSRX1P	DP0_TX0	DP0_TX0	DP0_TX0	DP0_TX0	DP0_TX0	DP0_TX0	DP0_TX0	DP0_TX0	DP0_TX0	DP0_TX0	DP0_TX0	DP0_TX0	DP0_TX0
	TYPEC0_SSRX2/DP0_TX1	TYPEC0_SSRX2P	DP0_TX1	DP0_TX1	DP0_TX1	DP0_TX1	DP0_TX1	DP0_TX1	DP0_TX1	DP0_TX1	DP0_TX1	DP0_TX1	DP0_TX1	DP0_TX1	DP0_TX1
USB30 OTG1 Device or Host	TYPEC0_SBU1/DP0_AUX	TYPEC0_SBU1	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX
	TYPEC0_SBU2/DP0_AUX	TYPEC0_SBU2	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX
	TYPEC0_SSRX1/DP0_TX0	TYPEC0_SSRX1P	DP0_TX0	DP0_TX0	DP0_TX0	DP0_TX0	DP0_TX0	DP0_TX0	DP0_TX0	DP0_TX0	DP0_TX0	DP0_TX0	DP0_TX0	DP0_TX0	DP0_TX0
	TYPEC0_SSRX2/DP0_TX1	TYPEC0_SSRX2P	DP0_TX1	DP0_TX1	DP0_TX1	DP0_TX1	DP0_TX1	DP0_TX1	DP0_TX1	DP0_TX1	DP0_TX1	DP0_TX1	DP0_TX1	DP0_TX1	DP0_TX1
USB20 OTG1 Device or Host	TYPEC0_SBU1/DP0_AUX	TYPEC0_SBU1	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX
	TYPEC0_SBU2/DP0_AUX	TYPEC0_SBU2	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX
	TYPEC0_SSRX1/DP0_TX0	TYPEC0_SSRX1P	DP0_TX0	DP0_TX0	DP0_TX0	DP0_TX0	DP0_TX0	DP0_TX0	DP0_TX0	DP0_TX0	DP0_TX0	DP0_TX0	DP0_TX0	DP0_TX0	DP0_TX0
	TYPEC0_SSRX2/DP0_TX1	TYPEC0_SSRX2P	DP0_TX1	DP0_TX1	DP0_TX1	DP0_TX1	DP0_TX1	DP0_TX1	DP0_TX1	DP0_TX1	DP0_TX1	DP0_TX1	DP0_TX1	DP0_TX1	DP0_TX1
USB30 HOST2	TYPEC0_SBU1/DP0_AUX	TYPEC0_SBU1	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX
	TYPEC0_SBU2/DP0_AUX	TYPEC0_SBU2	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX
	TYPEC0_SSRX1/DP0_TX0	TYPEC0_SSRX1P	DP0_TX0	DP0_TX0	DP0_TX0	DP0_TX0	DP0_TX0	DP0_TX0	DP0_TX0	DP0_TX0	DP0_TX0	DP0_TX0	DP0_TX0	DP0_TX0	DP0_TX0
	TYPEC0_SSRX2/DP0_TX1	TYPEC0_SSRX2P	DP0_TX1	DP0_TX1	DP0_TX1	DP0_TX1	DP0_TX1	DP0_TX1	DP0_TX1	DP0_TX1	DP0_TX1	DP0_TX1	DP0_TX1	DP0_TX1	DP0_TX1
USB20 HOST0	TYPEC0_SBU1/DP0_AUX	TYPEC0_SBU1	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX
	TYPEC0_SBU2/DP0_AUX	TYPEC0_SBU2	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX
	TYPEC0_SSRX1/DP0_TX0	TYPEC0_SSRX1P	DP0_TX0	DP0_TX0	DP0_TX0	DP0_TX0	DP0_TX0	DP0_TX0	DP0_TX0	DP0_TX0	DP0_TX0	DP0_TX0	DP0_TX0	DP0_TX0	DP0_TX0
	TYPEC0_SSRX2/DP0_TX1	TYPEC0_SSRX2P	DP0_TX1	DP0_TX1	DP0_TX1	DP0_TX1	DP0_TX1	DP0_TX1	DP0_TX1	DP0_TX1	DP0_TX1	DP0_TX1	DP0_TX1	DP0_TX1	DP0_TX1
USB20 HOST1	TYPEC0_SBU1/DP0_AUX	TYPEC0_SBU1	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX
	TYPEC0_SBU2/DP0_AUX	TYPEC0_SBU2	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX	DP0_AUX
	TYPEC0_SSRX1/DP0_TX0	TYPEC0_SSRX1P	DP0_TX0	DP0_TX0	DP0_TX0	DP0_TX0	DP0_TX0	DP0_TX0	DP0_TX0	DP0_TX0	DP0_TX0	DP0_TX0	DP0_TX0	DP0_TX0	DP0_TX0
	TYPEC0_SSRX2/DP0_TX1	TYPEC0_SSRX2P	DP0_TX1	DP0_TX1	DP0_TX1	DP0_TX1	DP0_TX1	DP0_TX1	DP0_TX1	DP0_TX1	DP0_TX1	DP0_TX1	DP0_TX1	DP0_TX1	DP0_TX1

Note:
 0: Lane swap enable
 1: lane0/1/2/3 TxData mapping to Lane0/1/2/3 TXDP/N
 2: lane0/1/2/3 TxData mapping to Lane2/3/0/1-TXDP/N


**Config0:
TypeC0 (With DP function)**




**Config3:(Default)
USB3.0 OTG0 + DP0 2Lane(Swap ON)**




**Config1:
USB2.0 OTG0 + DP0 4Lane(Swap OFF)**




**Config4:
USB3.0 OTG0 + DP0 2Lane(Swap OFF)**



**Config2:
USB2.0 OTG0 + DP0 4Lane(Swap ON)**



PCIe/SATA Connector Diagram



PCIe Controller Configure Table

Controller Name	Data & Clk Lane Configure			Control GPIO
	OPTION	CLK LANE	DATA LANE	
PCIe30X4 RC & EP	OPTION1	PCIe30_PORT0_REF_CLKP PCIe30_PORT0_REF_CLKN	PCIe30_PORT0_TX0 PCIe30_PORT0_RX0	PCIe30X4_CLKREQ_M* PCIe30X4_WAKEN_M* PCIe30X4_PERSTN_M* PCIe30X4_BUTTON_RSTN
	OPTION2	PCIe30_PORT0_REF_CLKP PCIe30_PORT0_REF_CLKN	PCIe30_PORT0_TX0 PCIe30_PORT0_RX0 PCIe30_PORT0_TX1 PCIe30_PORT0_RX1	
	OPTION3	PCIe30_PORT0_REF_CLKP PCIe30_PORT0_REF_CLKN PCIe30_PORT1_REF_CLKP PCIe30_PORT1_REF_CLKN	PCIe30_PORT0_TX0 PCIe30_PORT0_RX0 PCIe30_PORT1_TX0 PCIe30_PORT1_RX0	
PCIe30X2 RC	OPTION1	PCIe30_PORT1_REF_CLKP PCIe30_PORT1_REF_CLKN	PCIe30_PORT1_TX0 PCIe30_PORT1_RX0	PCIe30X2_CLKREQ_M* PCIe30X2_WAKEN_M* PCIe30X2_PERSTN_M* PCIe30X2_BUTTON_RSTN
	OPTION2	PCIe30_PORT1_REF_CLKP PCIe30_PORT1_REF_CLKN	PCIe30_PORT1_TX0 PCIe30_PORT1_RX0 PCIe30_PORT1_TX1 PCIe30_PORT1_RX1	
PCIe30X1_0 RC	OPTION1	PCIe30_PORT0_REF_CLKP PCIe30_PORT0_REF_CLKN	PCIe30_PORT0_TX0 PCIe30_PORT0_RX0	PCIe30X1_0_CLKREQ_M* PCIe30X1_0_WAKEN_M* PCIe30X1_0_PERSTN_M* PCIe30X1_0_BUTTON_RSTN
OPTION2	PCIe30_PORT1_REF_CLKP PCIe30_PORT1_REF_CLKN	PCIe30_PORT1_TX0 PCIe30_PORT1_RX0 PCIe30_PORT1_TX1 PCIe30_PORT1_RX1		
PCIe30X1_1 RC	OPTION1	PCIe30_PORT1_REF_CLKP PCIe30_PORT1_REF_CLKN	PCIe30_PORT1_TX1 PCIe30_PORT1_RX1	PCIe30X1_1_CLKREQ_M* PCIe30X1_1_WAKEN_M* PCIe30X1_1_PERSTN_M* PCIe30X1_1_BUTTON_RSTN
	OPTION2	PCIe20_2_REFCLKP PCIe20_2_REFCLKN	PCIe20_2_TXP PCIe20_2_RXP PCIe20_2_TXN PCIe20_2_RXN	
PCIe20X1_2 RC	OPTION1	PCIe20_0_REFCLKP PCIe20_0_REFCLKN	PCIe20_0_TXP PCIe20_0_RXP PCIe20_0_TXN PCIe20_0_RXN	PCIe20X1_2_CLKREQ_M* PCIe20X1_2_WAKEN_M* PCIe20X1_2_PERSTN_M* PCIe20X1_2_BUTTON_RSTN


Note: PCIe30_PORT*_REF_CLKP/N is input gpio
Note: M*=Mean to M0 or M1, It's the same source, Just multiplex to M0 or M1. So, Only use one at the same time.
 PCIe20_*_REFCLKP/N is output or input gpio


PCIe/SATA Function Combination

Function Combination				
Function Item	PCIEX4	PCIEX2	PCIEX1	SATA
Option1	1(DM)	0	3(RC)	0
Option2	1(DM)	0	2(RC)	1
Option3	1(DM)	0	1(RC)	2
Option4	1(DM)	0	0	3
Option5	0	1(DM)+1(RC)	3(RC)	0
Option6	0	1(DM)+1(RC)	2(RC)	1
Option7	0	1(DM)+1(RC)	1(RC)	2
Option8	0	1(DM)+1(RC)	0	3
Option9	0	1(DM)	4(RC)	1
Option10	0	1(DM)	3(RC)	2
Option11	0	1(DM)	2(RC)	3
Option12	0	0	1(DM)+4(RC)	2
Option13	0	0	1(DM)+3(RC)	3

PCIe3.0 REFCLK

PCIe2.0 REFCLK





Note:
The Caps between green line and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package

U1000Z

H28	AVSS_1	AVSS_52	AH12
H31	AVSS_2	AVSS_53	AH21
H32	AVSS_3	AVSS_54	AH22
H33	AVSS_4	AVSS_55	AH23
H34	AVSS_5	AVSS_56	AJ3
H35	AVSS_6	AVSS_57	AJ4
K31	AVSS_7	AVSS_58	AJ5
K32	AVSS_8	AVSS_59	AJ6
K33	AVSS_9	AVSS_60	AJ7
L26	AVSS_10	AVSS_61	AJ8
L31	AVSS_11	AVSS_62	AJ9
M26	AVSS_12	AVSS_63	AJ10
M32	AVSS_13	AVSS_64	AJ11
M33	AVSS_14	AVSS_65	AJ12
M34	AVSS_15	AVSS_66	AJ22
M35	AVSS_16	AVSS_67	AJ23
M36	AVSS_17	AVSS_68	AJ24
M37	AVSS_18	AVSS_69	AJ25
M38	AVSS_19	AVSS_70	AJ26
M39	AVSS_20	AVSS_71	AJ27
M40	AVSS_21	AVSS_72	AJ28
M41	AVSS_22	AVSS_73	AJ29
M42	AVSS_23	AVSS_74	AJ30
M43	AVSS_24	AVSS_75	AJ31
M44	AVSS_25	AVSS_76	AJ32
M45	AVSS_26	AVSS_77	AK3
M46	AVSS_27	AVSS_78	AK4
M47	AVSS_28	AVSS_79	AK5
M48	AVSS_29	AVSS_80	AK6
M49	AVSS_30	AVSS_81	AK7
M50	AVSS_31	AVSS_82	AK8
M51	AVSS_32	AVSS_83	AK9
M52	AVSS_33	AVSS_84	AK10
M53	AVSS_34	AVSS_85	AK11
M54	AVSS_35	AVSS_86	AK12
M55	AVSS_36	AVSS_87	AK13
M56	AVSS_37	AVSS_88	AK14
M57	AVSS_38	AVSS_89	AK23
M58	AVSS_39	AVSS_90	AK24
M59	AVSS_40	AVSS_91	AK25
M60	AVSS_41	AVSS_92	AK26
M61	AVSS_42	AVSS_93	AK27
M62	AVSS_43	AVSS_94	AK28
M63	AVSS_44	AVSS_95	AK29
M64	AVSS_45	AVSS_96	AK30
M65	AVSS_46	AVSS_97	AK31
M66	AVSS_47	AVSS_98	AK32
M67	AVSS_48	AVSS_99	AK33
M68	AVSS_49	AVSS_100	AK34
M69	AVSS_50	AVSS_101	AK35

U1000X

L3	VSS_107	VSS_108	VSS_109	VSS_110	VSS_111	VSS_112	VSS_113	VSS_114	VSS_115	VSS_116	VSS_117	VSS_118	VSS_119	VSS_120	VSS_121	VSS_122	VSS_123	VSS_124	VSS_125	VSS_126	VSS_127	VSS_128	VSS_129	VSS_130	VSS_131	VSS_132	VSS_133	VSS_134	VSS_135	VSS_136	VSS_137	VSS_138	VSS_139	VSS_140	VSS_141	VSS_142	VSS_143	VSS_144	VSS_145	VSS_146	VSS_147	VSS_148	VSS_149	VSS_150	VSS_151	VSS_152	VSS_153	VSS_154	VSS_155	VSS_156	VSS_157	VSS_158	VSS_159	VSS_160	VSS_161	VSS_162	VSS_163	VSS_164	VSS_165	VSS_166	VSS_167	VSS_168	VSS_169	VSS_170	VSS_171	VSS_172	VSS_173	VSS_174	VSS_175	VSS_176	VSS_177	VSS_178	VSS_179	VSS_180	VSS_181	VSS_182	VSS_183	VSS_184	VSS_185	VSS_186	VSS_187	VSS_188	VSS_189	VSS_190	VSS_191	VSS_192	VSS_193	VSS_194	VSS_195	VSS_196	VSS_197	VSS_198	VSS_199	VSS_200	VSS_201	VSS_202	VSS_203	VSS_204	VSS_205	VSS_206	VSS_207	VSS_208	VSS_209	VSS_210	VSS_211	VSS_212
----	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------

U1000W

A1	VSS_1	VSS_2	VSS_3	VSS_4	VSS_5	VSS_6	VSS_7	VSS_8	VSS_9	VSS_10	VSS_11	VSS_12	VSS_13	VSS_14	VSS_15	VSS_16	VSS_17	VSS_18	VSS_19	VSS_20	VSS_21	VSS_22	VSS_23	VSS_24	VSS_25	VSS_26	VSS_27	VSS_28	VSS_29	VSS_30	VSS_31	VSS_32	VSS_33	VSS_34	VSS_35	VSS_36	VSS_37	VSS_38	VSS_39	VSS_40	VSS_41	VSS_42	VSS_43	VSS_44	VSS_45	VSS_46	VSS_47	VSS_48	VSS_49	VSS_50	VSS_51	VSS_52	VSS_53	VSS_54	VSS_55	VSS_56	VSS_57	VSS_58	VSS_59	VSS_60	VSS_61	VSS_62	VSS_63	VSS_64	VSS_65	VSS_66	VSS_67	VSS_68	VSS_69	VSS_70	VSS_71	VSS_72	VSS_73	VSS_74	VSS_75	VSS_76	VSS_77	VSS_78	VSS_79	VSS_80	VSS_81	VSS_82	VSS_83	VSS_84	VSS_85	VSS_86	VSS_87	VSS_88	VSS_89	VSS_90	VSS_91	VSS_92	VSS_93	VSS_94	VSS_95	VSS_96	VSS_97	VSS_98	VSS_99	VSS_100
----	-------	-------	-------	-------	-------	-------	-------	-------	-------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	--------	---------

U1000Y

W3	VSS_213	VSS_214	VSS_215	VSS_216	VSS_217	VSS_218	VSS_219	VSS_220	VSS_221	VSS_222	VSS_223	VSS_224	VSS_225	VSS_226	VSS_227	VSS_228	VSS_229	VSS_230	VSS_231	VSS_232	VSS_233	VSS_234	VSS_235	VSS_236	VSS_237	VSS_238	VSS_239	VSS_240	VSS_241	VSS_242	VSS_243	VSS_244	VSS_245	VSS_246	VSS_247	VSS_248	VSS_249	VSS_250	VSS_251	VSS_252	VSS_253	VSS_254	VSS_255	VSS_256	VSS_257	VSS_258	VSS_259	VSS_260	VSS_261	VSS_262	VSS_263	VSS_264	VSS_265	VSS_266	VSS_267	VSS_268	VSS_269	VSS_270	VSS_271	VSS_272	VSS_273	VSS_274	VSS_275	VSS_276	VSS_277	VSS_278	VSS_279	VSS_280	VSS_281	VSS_282	VSS_283	VSS_284	VSS_285	VSS_286	VSS_287	VSS_288	VSS_289	VSS_290	VSS_291	VSS_292	VSS_293	VSS_294	VSS_295	VSS_296	VSS_297	VSS_298	VSS_299	VSS_300	VSS_301	VSS_302	VSS_303	VSS_304	VSS_305	VSS_306	VSS_307	VSS_308	VSS_309	VSS_310	VSS_311	VSS_312	VSS_313	VSS_314	VSS_315	VSS_316	VSS_317	VSS_318	VSS_319	VSS_320	VSS_321	VSS_322	VSS_323	VSS_324	VSS_325	VSS_326	VSS_327	VSS_328	VSS_329	VSS_330	VSS_331	VSS_332	VSS_333	VSS_334	VSS_335	VSS_336	VSS_337	VSS_338	VSS_339	VSS_340	VSS_341	VSS_342	VSS_343	VSS_344	VSS_345	VSS_346	VSS_347	VSS_348	VSS_349	VSS_350	VSS_351	VSS_352	VSS_353	VSS_354	VSS_355	VSS_356	VSS_357	VSS_358	VSS_359	VSS_360	VSS_361	VSS_362	VSS_363	VSS_364	VSS_365	VSS_366	VSS_367	VSS_368	VSS_369	VSS_370	VSS_371	VSS_372	VSS_373	VSS_374	VSS_375	VSS_376	VSS_377	VSS_378	VSS_379	VSS_380	VSS_381	VSS_382	VSS_383	VSS_384	VSS_385	VSS_386	VSS_387	VSS_388	VSS_389	VSS_390	VSS_391	VSS_392	VSS_393	VSS_394	VSS_395	VSS_396	VSS_397	VSS_398	VSS_399	VSS_400
----	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------

RK3588_E (OSC/PLL/PMUIO1/2)



Note:
Adjusted the load capacitance according to the crystal specification

The CL is the load capacitance of the crystal that is recommended by the crystal vendors to obtain target clock frequency.



$$CL = \left(\frac{CL1 * CL2}{CL1 + CL2} \right) + PCB \text{ strays}$$





Total CL <= 12pF

Note:
The Caps between green line and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package



RK3588_F (PMUIO2)





FRIENDLY ELEC


<https://www.friendlyelec.com/>
<https://wiki.friendlyelec.com/>

NanoPC-T6 LTS Rev 2310

Size A3	Page Name 07.RK3588 DDR Controller
Date: Friday, December 29, 2023	Sheet: 7 / 35

RK3588_C (EMMCIO Domain)


U1000C



RK3588

RK3588_D (VCCIO2 Domain)

U1000D



RK3588



<https://www.friendlyelec.com/>
<https://wiki.friendlyelec.com/>



NanoPC-T6 LTS		Rev 2310
Size A4	Page Name 08.RK3588_Flash/SD Controller	
Date: Friday, December 29, 2023	Sheet: 8 / 35	

RK3588_M (TYPEC/DP)

U1000M

USB3.0 OTG/DP1.4 Alt of TYPEC0



USB:U3/Gen1----Controller0
DP:RBR/HBR/HBR2/HBR3



USB30 Differential Pair: DATE:90 Ohm +/-10%
DP Differential Pair: DATE:100 Ohm +/-10%
For USB30 For DP

USB3.0 OTG/DP1.4 Alt of TYPEC1

USB:U3/Gen1----Controller1
DP:RBR/HBR/HBR2/HBR3



Note:
If need full function of Typec1 (With DP function) please Refer to the circuit of Typec0

If TYPEC1 is not used,
Signal: Leave floating
REXT: Leave floating
Power: Leave floating

Note:
If TYPEC0 is not used:
Signal: Leave floating
REXT: 8.2K ohm 1% resistor must be connected externally
Power: Must supply power

TYPEC&DP MUX Differential Pair:
DATE:90 Ohm +/-10%
For Typec

RK3588

USB30/DP1.4 Alt Mode Configuration

Option1	DP x4Lane	DP_TX Lane0-3
Option2	USB30 x4Lane	DP_TX Lane0-3
Option3	USB30x2Lane+DPx2Lane	USB30: Lane0 Lane1 DP: Lane2 Lane3
Option4	USB30x2Lane+DPx2Lane	USB30: Lane2 Lane3 DP: Lane0 Lane1

RK3588_L (USB2.0 HOST/OTG)

U1000L

USB2.0 of TYPEC0 (OTG/HOST/DEVICE)

HS/FS/LS

Download Port




USB2.0 of TYPEC1 (OTG/HOST/DEVICE)

HS/FS/LS




USB2.0 HOST0

HS/FS/LS




USB2.0 HOST1

HS/FS/LS



USB2.0 POWER

HS/FS/LS



RK3588

USB20 Differential Pair:
DATE:90 Ohm +/-10%


Note:
TYPEC0_USB20_OTG:
DP/DM: Must used for download
ID: According to demand, if not used, Leave floating
VBUSDET: Must provide
REXT: 200ohm 1% resistor must be connected externally
Power: Must supply power

TYPEC1_USB20_OTG: USB20_HOST0/USB20_HOST1:
If not used: If not used:
DP/DM: Leave floating DP/DM: Leave floating
ID: Leave floating ID: Leave floating
VBUSDET: Leave floating REXT: Leave floating
REXT: Leave floating


Note:
The USB20 VBUSDET pin internal has a pull-down resistance(40K ohm) to ground, The resistance creates a voltage with the external series 30K ohm resistor. The VBUSDET pin voltage range <=3.3V.

RK3588_G (VCCIO1 Domain)

U1000G




RK3588



RK3588_H (VCCIO3 Domain)


U1000H



RK3588

RK3588_U (SARADC/OTP)

U1000U




RK3588


BOOT MODE CONFIG

TABLE 1



Item	Rup	Rdown	ADC	VOL	BOOT MODE
LEVEL1	DNP	100K	0	0V	USB (Maskrom mode)
LEVEL2	100K	20K	682	0.3V	SD Card-USB
LEVEL3	100K	51K	1365	0.6V	EMMC-USB
LEVEL4	100K	100K	2047	0.9V	FSPI M0-USB
LEVEL5	100K	200K	2730	1.2V	FSPI M1-USB
LEVEL6	100K	499K	3412	1.5V	FSPI M2-USB
LEVEL7	100K	DNP	4095	1.8V	FSPI M2-FSPI M1-FSPI M0-EMMC-SD Card-USB




BOARD ID CONFIG



RK3588_Q/R(MIPI_D/C_PHY0/1)



RK3588_P(MIPI_DPHY_CSI_RX_PHY)



MIPI_CSI_RX Configuration

Option1	Sensor1 x4Lane	MIPI_CSI_RX_D0-3 MIPI_CSI_RX_CLK0
Option2	Sensor1 x2Lane + Sensor2 x2Lane	MIPI_CSI_RX_D0-1 MIPI_CSI_RX_CLK0 MIPI_CSI_RX_D2-3 MIPI_CSI_RX_CLK1

Note:
 When in single clock lane mode, CLK0P/0N is the clock lane from Data lane0 to Data lane3, but clock lane1 is invalid; In dual clock lanes mode, CLK0P/0N is the clock lane of Data lane0 and Data lane1, while CLK1P/1N is the clock lane of Data lane2 and Data lane3.


Note:
 The Caps to the left of green line should be placed under the U1000 package. Other caps should be placed close to the U1000 package.

Note:
 If not used:
 Signal:leave floating
 Power: Floating

RK3588_S (HDMI2.1 TX)


RK3588_T (HDMI20 RX)

Note:
 The HDMI2.1 trace length is less than 100mm.
 The HDMI2.1 differential trace impedance is 100 OHM.



Note:
 The Caps to the left of green line should be placed under the U1000 package. Other caps should be placed close to the U1000 package.


Note:
 If not used:
 Signal: leave floating
 Power: Floating or tie to VSS



Note:
 If not used:
 Signal: leave floating
 Power: Floating

RK3588_N (PCIE20)


Note:
 If not used:
 Signal: leave floating
 Power: Floating



Note:
 The SATA differential trace impedance is 100 OHM
 The SATA trace length is less than 5 inch

RK3588_O (PCIE30)

Note:
 Only PCIe3.0 Controller 0
 support RC and EP, Other
 controller only support RC
 Mode.



Note:
 If Port0 and Port1 are not used,
 Port0 and Port1 REF_CLKP/N: Leave floating or tie to VSS
 Port0 and Port1 Other Signal: Leave floating
 Port0 and Port1 Power: Leave floating or tie to VSS


If Port0 is used, Port1 is not used,
 Port1 REF_CLKP/N: Leave floating or tie to VSS
 Port1 Other Signal: Leave floating
 Port1 Power: Must supply power

If Port1 is used, Port0 is not used,
 Port0 REF_CLKP/N: Leave floating or tie to VSS
 Port0 Other Signal: Leave floating
 Port0 Power: Must supply power

RK3588_J (VCCIO5 Domain)

U1000J

VCCIO5 Domain
Operating Voltage=1.8V/3.3V



RK3588_K (VCCIO6 Domain)

U1000K


VCCIO6 Domain
Operating Voltage=1.8V/3.3V



RK3588_I (VCCIO4 Domain)

U1000I


VCCIO4 Domain
Operating Voltage=1.8V/3.3V



RK3588_L (VCCIO3 Domain)

U1000L

VCCIO3 Domain
Operating Voltage=1.8V/3.3V





PMIC RK806-1 BUCK

- PMIC_SPI_CS [8]
- PMIC_SPI_MOSI [8]
- PMIC_SPI_CLK [8]
- PMIC_PWR_CTRL1 [8]
- PMIC_PWR_CTRL2 [8]
- PMIC_PWR_CTRL3 [8]
- PMIC_INT_L [8]
- RESET_L [8,34]
- PWRON_L [34]

Default:0.85V
 Low frequency:
 0.85V-->0.75V

LPDDR4/4x=1.1V	120K
LPDDR5=1.05V	110K

LPDDR4/4x=0.6V	20K	100K
LPDDR5=0.5V	0R	DNP




IF TVS UNMOUNTED, ESD OR SURGE SHOULD BE DAMAGE THE PMIC!!!


This device must be mounted. Replacing TVS mode is not recommended, if must, please choose the same specifications
 Operating Supply Voltage > 5.5V(5.25-6V)
 Peak Pulse Current >1A (1µs/20us)
 Surge Clamping Voltage < 6.5V

DO NOT DELETE IT!


PMIC RK806-1 Management




PMIC RK806-1 LDO




VDD_CPU_BIG0




VDD_CPU_BIG1




VDD_NPU



VCC_1V1_NLDO_S3







RTC




Address: Read A3H, Write A2H
7bit address: 0x51

microSD



GPIO



JART0	3.3V	GPIO	JART9	/	NC
JART1	/	NC			
JART2	3.3V	Debug Console			
JART3	3.3V	GPIO			
JART4	3.3V	GPIO			
JART5	/	NC			
JART6	3.3V	GPIO			
JART7	3.3V	GPIO			
JART8	3.3V	GPIO			

SPI0	3.3V	GPIO
SPI1	/	NC
SPI2	/	NC
SPI3	/	NC
SPI4	3.3V	GPIO

I2S0	1.8V	ALC5616 Codec
I2S1	/	NC
I2S2	3.3V	GPIO
I2S3	3.3V	GPIO

CAN0	/	NC
CAN1	3.3V	GPIO
CAN2	/	NC


SPDIF0	/	NC
SPDIF1	/	NC

SDIO	/	NC
------	---	----


I2C0	3.3V	RK860-3 (CPU0), RK860-2 (CPU1)			
I2C1	/	NC			
I2C2	3.3V	RK860-2 (NPU)			
I2C3	1.8V	MIPI CSI 1			
I2C4	3.3V	MIPI DSI 2 Touch			
I2C5	3.3V	MIPI DSI 1 Touch			
I2C6	3.3V	24AA025E48T-I/OT, HYM8563TS, FUSB302MFX			
I2C7	1.8V	Codec, MIPI CSI 2			
I2C8	3.3V	GPIO			

PWM0	/	NC	PWM9	3.3V	GPIO
PWM1	1.8V	FAN	PWM10	3.3V	GPIO
PWM2	3.3V	LCD BL PWM	PWM11	3.3V	LCD2 BL PWM
PWM3	3.3V	IR	PWM12	3.3V	GPIO
PWM4	3.3V	GPIO	PWM13	3.3V	GPIO
PWM5	3.3V	GPIO	PWM14	3.3V	GPIO
PWM6	/	NC	PWM15	3.3V	GPIO
PWM7	/	NC			
PWM8	/	NC			


Debug UART




Power IN




USB3.0 Type-C




2.5G Ethernet A




2.5G Ethernet B




eMMC




SPI Nor Flash




HDMI RX




HDMI TX0




HDMI TX1




PCIe 3.0 REFCLK




M.2 PCIe 3.0 x4






MIPI-CSI




MIPI-DSI



M.2 Key E



Audio





Power On Sequence: (Sequentially turn on power pins)
 1. DBVDD/AVDD/DACREF/CPVDD power supply on.
 2. MICVDD power supply on.
 3. Software starts to initialize ALC5616.


[10] I2S0_MCLK
 [10] I2S0_SDO0
 [10] I2S0_SDI0
 [10] I2S0_SCLK_TX
 [10] I2S0_LRCK_TX

[10,29] I2C7_SDA_M0_CODEC
 [10,29] I2C7_SCL_M0_CODEC


USB 3.0




LEDs




IR Receiver



5V FAN



Buttons



Holes

